INFORMATION TO USERS

The most advanced technology has been used to photograph and reproduce this manuscript from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps. Each original is also photographed in one exposure and is included in reduced form at the back of the book.

Photographs included in the original manuscript have been reproduced xerographically in this copy. Higher quality 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order.

University Microfilms International
A Bell & Howell Information Company
300 North Zeeb Road, Ann Arbor, MI 48106-1346 USA
313/761-4700 800/521-0600

Order Number 1342975

**The effects of ionizing radiation on the breakdown voltage of
p-channel power MOSFETs**

Kosier, Steven Louie, M.S.

The University of Arizona, 1990

U·M·I

**300 N. Zeeb Rd.
Ann Arbor, MI 48106**

**THE EFFECTS OF IONIZING RADIATION ON THE BREAKDOWN
VOLTAGE OF P-CHANNEL POWER MOSFETS**

by

Steven Louie Kosier

**A Thesis Submitted to the Faculty of the
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
In Partial Fulfillment of the Requirements
For the Degree of**

**MASTER OF SCIENCE
WITH A MAJOR IN ELECTRICAL ENGINEERING
In the Graduate College
THE UNIVERSITY OF ARIZONA**

1990

STATEMENT BY AUTHOR

This thesis has been submitted in partial fulfillment of requirements for an advanced degree at The University of Arizona and is deposited in the University Library to be made available to borrowers under rules of the library.

Brief quotations from this thesis are allowable without special permission, provided that accurate acknowledgement of source is made. Requests for permission for extended quotation from or reproduction of this manuscript in whole or in part may be granted by the head of the major department or the Dean of the Graduate College when in his or her judgment the proposed use of the material is in the interests of scholarship. In all other instances, however, permission must be obtained from the author.

SIGNED: Steven L. Kosier

APPROVAL BY THESIS DIRECTORS

This thesis has been approved on the date shown below:

R.D. Schrimpf 4 December 1990
 Ronald D. Schrimpf Date
 Assistant Professor of Electrical and Computer Engineering

F. E. Cellier December 4, 1990
 François E. Cellier Date
 Associate Professor of Electrical and Computer Engineering

ACKNOWLEDGEMENTS

I would like to thank the people who have helped make this thesis a reality. My wife, Marie, continues to give me strength and direction with her love and encouragement. The patient guidance and technical expertise of Drs. Ron Schrimpf and François Cellier has been invaluable, and I am especially grateful to Dr. Ken Galloway for his motivation and direction.

I thank the graduate students in the Radiation Effects Group for the useful technical discussions and the friendship we have shared. I also thank my parents, Richard and LouAnn Kosier, for all they have done and continue to do for me. Finally, I gratefully acknowledge the Defense Nuclear Agency and AT&T Bell Laboratories for their financial and technical support.

TABLE OF CONTENTS

	page
LIST OF FIGURES	7
LIST OF TABLES	9
ABSTRACT	10
 CHAPTER 1: The Origins of Positive Oxide Charge in Thick Field Oxides	 13
1.1 Ionizing Radiation in the Natural Space Environment . . .	13
1.2 Positive Charge Buildup in Thick Oxides	14
1.2.1 Overview	15
1.2.2 Definitions	17
1.2.3 Hole Generation	18
1.2.4 Hole Transport	20
1.2.5 Long-Term Hole Trapping	21
1.2.6 Saturation of Charge Buildup	23
1.2.7 Comments on Extension of Results to Space Dose Rates	26
1.3 Summary	27
 CHAPTER 2: Breakdown Voltage of the Power DMOS Transistor	 29
2.1 Background	30
2.1.1 Technological Significance	30
2.1.2 Device Structure	32
2.2 The Power MOSFET as a Switch	33
2.2.1 On and Off States	34

TABLE OF CONTENTS continued

	page
2.2.2 Practical Example: Switch-Mode Power Supply	35
2.3 Breakdown-Voltage Tradeoffs	36
2.3.1 On-Resistance	37
2.3.2 Radiation Hardness	43
2.3.3 Threshold Voltage/Channel Width	48
2.3.4 Cell Spacing	50
2.3.5 Summary	51
2.4 Termination Structures	51
2.4.1 Field-Limiting Rings	52
2.4.2 Field Plates	55
2.4.3 Variation of Lateral Doping	56
2.4.4 Summary	58
2.5. Conclusions	58
CHAPTER 3: Ionizing Radiation Effects on the Drain-Body	
Depletion Region	60
3.1 Simulation Method	60
3.2 Parameters and Definitions	61
3.3 N- and P-Channel Effects	62
3.4 Derivation of P-Channel Effects	67
3.5 Discussion and Interpretation	71
CHAPTER 4: Ionizing Radiation Effects on P-Channel Power MOSFETs	
4.1 Termination Structures and Device Isolation	73

TABLE OF CONTENTS *continued*

	page
4.2 Discrete Power Devices	75
4.3 Integrated Power Devices	75
4.4 Summary	78
CHAPTER 5: Termination/Isolation Strategies for P-Channel	
Power MOSFETs	82
5.1 Goals	82
5.2 Variation of Lateral Doping–Field Reduction Region (VLD-FRR)	
82	
CHAPTER 6: Conclusions and Directions	
6.1 Suggestions for Future Work	85
6.2 Conclusions	86
References	88

LIST OF FIGURES

	page
Figure 1-1: Charge generation, transport, and trapping in biased oxides	16
Figure 1-2: Charge and electric field profiles in thick oxides	25
 Figure 2-1: Representative Power DMOS cross section	 33
Figure 2-2: Switch-mode power supply	35
Figure 2-3: Modeling DMOS on state hole flow	38
Figure 2-4: Components of DMOS on-resistance	39
Figure 2-5: Effects of oxide charge on drain-body depletion region shapes	45
Figure 2-6: DMOS doping profiles	49
Figure 2-7: Field-Limiting Ring Termination Structure	53
Figure 2-8: Two-level field plate termination structure	56
Figure 2-9: Variation of Lateral Doping Termination Structure	57
 Figure 3-1: Different responses of n- and p-channel devices to N_{ot}	 64
Figure 3-2: $V_{edge(max)}$ vs. N_{ot} for the three devices of table 3-1	67
Figure 3-3: Effects of N_{ot} on n ⁺ -p junctions	70
Figure 3-4: Theoretical and simulated $V_{edge(max)}$ versus N_{ot}	71
 Figure 4-1: Types of p-channel power devices	 77
Figure 4-2: Radiation-induced breakdown in integrated p-channel power devices	79

LIST OF FIGURES continued

	page
Figure 4-3: Medium voltage device of table 3-1 in a realistic DI application	80
Figure 5-1: Conceptual illustration of the VLD-FRR	84

LIST OF TABLES

	page
Table 3-1: Data for the devices discussed in the text and simulated with ASEPS	62

ABSTRACT

The effects of ionizing radiation on the breakdown voltage of p-channel power MOSFETs were examined through two-dimensional simulation. The response of a reverse-biased n^+ -p junction to positive oxide-trapped charge, N_{ot} , is examined in detail, and analytical expressions for its characteristics are derived. These results provide insight into the breakdown performance of p-channel power MOSFETs in ionizing radiation environments, whose performance was found to be very different from corresponding n-channel power MOSFETs. Insights gained through analysis of p-channel devices suggest a termination/isolation scheme, the VLD-FRR, that will enhance p-channel device reliability in radiation environments.

Two introductory chapters, which also serve as literature reviews, are provided. The buildup of N_{ot} in thick oxides and breakdown voltage of the power DMOS transistor are both reviewed, with attention focused on p-channel devices in both cases. Finally, suggestions for future work are given.

MOTIVATION

P-channel power MOSFETs are of potential value for applications in radiation environments. It has been suggested that p-channel DMOS devices typically are less sensitive to gamma-dot [1] and single-event burnout [2], and may have a smaller threshold-voltage shift than n-channel devices under typical bias conditions [3]. When either an n- or a p-channel device can be used in a circuit, these advantages may offset the disadvantage of higher on-resistance of the p-channel device. For applications that require complementary drivers [4], such as power amplifiers with complementary output stages, rad-hard p-channel devices would be extremely useful, since complementary devices greatly simplify gate-drive circuit design.

One parameter that is not yet well understood for p-channel power MOSFETs, and thus makes design of rad-hard p-channel devices difficult, is the dependence of drain-source breakdown voltage on ionizing radiation. It is often tacitly assumed that p-channel device breakdown voltage will increase, and surely not degrade, in an ionizing radiation environment. Earlier research has supported this assumption [5].

P-channel devices usually employ the same termination structures, and, if integrated, the same isolation technology, as n-channel devices of similar voltage rating. Thus, their pre-rad breakdown voltages are

practically identical for devices of complementary doping and topology. As will be demonstrated in this thesis, using identical termination structure topologies and isolation technologies for n- and p-channel devices is not always warranted. This is because of the fundamentally different effects ionizing radiation has on the spreading of the drain-body depletion region of the two device types.

Due to the dearth of published data on p-channel power MOSFET breakdown voltage response in radiation environments, all of the results presented in chapters 3, 4, and 5 are original. Chapters 1 and 2 support the later chapters by providing necessary background information, without which the later chapters would be far less understandable. It is perhaps not surprising, then, that the presentation and interpretation of the background material in chapters 1 and 2 is also original. It is important, though, to point out the sections of the thesis that present results and discussions that cannot be found elsewhere in any form; this is done below.

The major new contribution of chapter 1 is the discussion in subsection 1.2.6 of the mechanisms for saturation of charge buildup. In chapter 2, subsection 2.3.2, which covers the breakdown voltage versus radiation hardness tradeoff, as well as section 2.4, which discusses the basics of termination structures, contain new results that are not available elsewhere. Finally, all of the results presented in chapters 3, 4, and 5, except for section 3.4, which gives a derivation of the $V_{edge(max)}$ versus N_{ot} characteristic, are available in [25].

CHAPTER 1

THE ORIGINS OF POSITIVE OXIDE CHARGE IN THICK FIELD OXIDES

This chapter examines the method by which positive charge accumulates in thick field oxides. All stages of the charge buildup process are covered in approximate chronological order. Special attention is given to positively-biased oxides due to their technological significance in p-channel power MOSFETs.

1.1. Ionizing Radiation in the Natural Space Environment

Spaceborne electronics are subject to a hostile array of naturally-present particles that can adversely affect their performance. These particles include electrons, photons, protons, and heavy ions [6]. The rate at which a device encounters these particles in space, or the dose rate, is typically very low; dose rates on the order of $10^{-3} \text{ rad(Si)/s}$ are typical [7]. Even at this low dose rate, however, hundreds of krad(Si) of ionizing radiation can interact with a device over time. Thus, devices in space accumulate large total doses of ionizing radiation at low dose rates.

It is usually impractical to reproduce these low dose rates in the laboratory due to time and cost limitations. Typical laboratory dose rates

from ^{60}Co sources are $100\text{-}300\text{ rad}(\text{Si})/\text{s}$ [7]. For pulsed irradiations, Linear Electron Accelerators (LINACS) are often used. These sources can deposit enormous amounts of energy in a very short time. Although this extremely high dose rate has some practical implications [8], it is used primarily for studying the physics of carrier transport through the oxide. Both radiation sources, of course, lead to positive charge buildup in silicon dioxide.

As will be discussed in the next section, the major effect of ionizing radiation on thick field oxides, irrespective of the dose rate or method in which it is received, is to produce large quantities of positive charge in the oxide. This charge can alter device and circuit performance. In particular, it interacts with the depletion region of the drain-body junction of a power MOSFET and modifies its shape, which in turn alters the breakdown voltage of the device.

1.2. Positive Charge Buildup in Thick Oxides

The method by which positive charge accumulates in gate oxides has been studied for several decades. Charge buildup in thick field oxides has not received as much attention as charge buildup in gate oxides. Charge buildup in field oxides has, however, been shown to be governed by the same physical processes as gate oxides [9]. In general, the charge buildup process is a function of oxide thickness, electric field magnitude and direction in the oxide, charge already present in the oxide, available trapping centers in the oxide, their capture cross sections, and a score of

other parameters. As such, only the highlights will be covered here. A thorough review is available in [10].

1.2.1. Overview

The charge buildup process starts when an energetic photon (energy $> 18\text{ eV}$ for SiO_2) [11]) creates an electron-hole pair (ehp) in the oxide. It is usually assumed that ehp generation is uniform throughout the oxide. If there is no electric field in the oxide at the point where the ehp was created, the electron and hole may recombine quickly; if this happens, very few positive charges are left behind for subsequent trapping. When an electric field is present at the point of ehp creation, however, the electrons are swept out of the region approximately 1 picosecond after the creation of the ehp, while the holes stay much longer. Since the electrons are no longer present, the holes cannot recombine with them; instead they move through the oxide under the influence of the electric field. A fraction of these traversing holes will become trapped in the oxide.

The two bias possibilities, positive and negative, are illustrated in figures 1-1a and 1-1b, respectively. The generated holes move slowly to either the oxide-silicon interface (positive bias) or the oxide-metal interface (negative bias) under the influence of the applied electric field. Once they

Figure 1-1. Charge generation, transport, and trapping in biased oxides. a) positive bias
b) negative bias.

have reached the interface, they may either recombine with injected electrons or become trapped. Those that become trapped may undergo further processes, such as annealing, or they may even contribute to the formation of interface states. Finally, the trapped holes also alter the local electric field in the oxide, which can cause the positive charge buildup process to saturate.

1.2.2. Definitions

To quantify the influence of positive oxide charge on device behavior, it is useful to define a net positive areal charge density referred to the oxide-semiconductor interface. This quantity, N_{ot} , is given by the equation

$$N_{ot} = \frac{1}{t_{ox}} \int_0^{t_{ox}} n_{ht}(x) x dx \quad (1-1)$$

where the axis is defined as in figure 1-1, t_{ox} is the thickness of the oxide and $n_{ht}(x)$ is the local density of trapped (or transporting) holes. The change in threshold voltage due to positive charge in the oxide, ΔV_{ot} , is given by

$$\Delta V_{ot} = -\frac{q t_{ox} \Delta N_{ot}}{\epsilon_{ox}} \quad (1-2)$$

where q is the magnitude of the electronic charge and ϵ_{ox} is the

permittivity of silicon dioxide.

With these equations in mind, and referring to figure 1-1, it can be seen that if the density of trapped holes is the same for both bias polarities, ΔV_{ot} under positive bias can be expected to be larger than ΔV_{ot} under negative bias due to the location of the charges. As an added note, if the interface-state density, N_{it} , is much less than N_{ot} , then changes in threshold voltage of the MOS system will be entirely due to N_{ot} . If appreciable N_{it} is present, then shifts in threshold voltage will include contributions from both N_{it} and N_{ot} . This topic, as well as several other basic concepts, is discussed in detail e.g. in [12].

1.2.3. Hole Generation

The first step in the charge buildup process is generation of holes by ionizing radiation for subsequent transport, trapping, and recombination. Obtaining reliable data for hole generation requires that the hole generation process be kept as separate as possible from the other processes outlined in section 1.2.1. Boesch et al. have irradiated MOS capacitors with field oxides ranging from 100 to 800 nm at 80 K under bias [9]. For their experiment, the total dose D was delivered in 4 μ s from a LINAC. The high dose rate ensured that the electric field in the oxide was practically uniform prior to the pulse; a lower dose rate would not be suitable because accumulated positive charge would alter the local electric field in the oxide. The low temperature was used so that the generated holes would remain relatively

immobile. Since the holes were immobile and distributed uniformly throughout the oxide, ρ was constant through the oxide, N_{it} was negligible immediately following the pulse, and the bias polarity had little effect on the measured shifts in flatband voltage.

Under these circumstances ($\rho = \text{constant}$), N_{ot} can be calculated from (1-1); it is

$$N_{ot} = \frac{\rho t_{ox}}{2q} . \quad (1-3)$$

Combining (1-3) with (1-2) gives the flatband voltage shift ΔV_{FB} , which is the voltage shift associated with N_{ot} , for these capacitors, where

$$\Delta V_{FB} = -\frac{\rho t_{ox}^2}{2 \epsilon_{ox}} . \quad (1-4)$$

To model hole generation, (1-4) can be set equal to a collection of parameters that include K_g the ehps creation energy (18 eV for SiO₂), D , the total dose of ionizing radiation, and $f(E)$, where $0 < f(E) < 1$ is the fraction of ehps that escape immediate recombination. This was done by [13]. If the t_{ox}^2 term is kept and a multiplicative fitting constant is used, the relationship

$$\Delta V_{FB} = \frac{-3.23 \times 10^7 f(E) D t_{ox}^2}{K_g} , \quad (1-5)$$

is valid up to approximately $D = 100 \text{ krad(Si)}$.

There are two important features of (1-5) First, note the square law dependence of ΔV_{FB} on t_{ox} . Since field oxides are typically an order of magnitude thicker than gate oxides (a gate oxide is usually on the order of 200 nm, while field oxides are on the order of 1 μm), N_{ot} dominates N_{it} in field oxides, even at very low total dose D .

Second, note that f is a function only of the local magnitude of the electric field in the oxide. It has been shown that f increases roughly monotonically with $\log(E)$, with $f(E) \rightarrow 1$ as $|E| \rightarrow 2 \text{ MV/cm}$ [13].

For $D > 100 \text{ krad(Si)}$, (1-4), and thus (1-5), are no longer valid because ρ alters the local electric field in the oxide. Since f depends on local electric field only, the charge generation process is not uniform throughout the oxide for large ρ . This topic is covered in more detail in section 1.2.6.

1.2.4. Hole Transport

The model that has successfully described hole transport through silicon dioxide under applied bias is the continuous-time random walk (CTRW) model [14]. In this model, the holes “hop” through the oxide at random times that are influenced by a hopping time distribution function. It has been shown [15] that the time needed for a hole to traverse the oxide is strongly dependent upon oxide thickness. Thus “prompt” transport of holes in thick oxides may take several orders of magnitude longer than in gate oxides.

By applying the CTRW model, it has been shown that $t_{transit} \sim t_{ox}^\beta$. It has been determined experimentally that β is approximately 4 [15]. Typical times for transport through thick oxides are on the order of minutes or hours, whereas for gate oxides, holes traverse the oxide in seconds or less. It is important to note that the time holes spend in the oxide is significant regardless of whether or not the holes ever leave the oxide through recombination or annealing or some other process, since during this time, they influence device behavior through (1-1) and (1-2).

1.2.5. Long-Term Hole Trapping

The third step in the positive charge buildup process is the trapping of holes after they have been generated and have moved within the oxide. The hole trapping process is probably the least well understood link in the charge buildup process, since the trapping characteristics of the oxide are a strong function of the oxide quality. This fact is particularly evident in field oxides, since their properties are generally not as well controlled as gate oxides. For example, to obtain oxide thicknesses on the order of $1\ \mu m$, chemical vapor deposition is often used, or some sort of “wet” growth technique may be employed. Both these processes may introduce contaminants or defects of their own into the oxide, which can introduce imperfections and defects that act as hole traps [10]. To counter these defects, various hardening methods for field oxides have been studied, although they will not be covered here. For the purposes of this discussion, it suffices to note that in addition to the thickness-squared dependence of

charge buildup in (1-3), the nonideal nature of field oxides contributes to the trapping of positive charge.

The discussion of trapping will refer to the positively biased case, as depicted in figure 1-1a, since this is the bias polarity that can be present in the termination region of p-channel power MOSFETs. These fields can occur, for example, under a field plate termination structure (covered in section 3.3) or under a source contact in a dielectrically-isolated device (covered in section 4.2.2). After irradiation under positive bias at room temperature, several researchers have found the positive trapped charge to reside predominantly at the oxide-silicon interface [10]. In thicker oxides under small negative bias, however, a substantial fraction of the holes may become trapped in the bulk of the oxide, where it cannot easily be annealed [16].

Bulk hole trapping (as opposed to trapping near the interfaces) provides insight into the mechanism responsible for the saturation of positive charge buildup in thick oxides. When positive charge is located near an interface, tunnel or thermal annealing with electrons from the bulk can account for positive charge saturation. Since the holes are located far from the interface in thick oxides, annealing of trapped charge is highly unlikely. The most plausible explanation is that of electric field compensation, as discussed in the next section.

1.2.6. Saturation of Charge Buildup

As mentioned in section 1.2.3, an important consequence of the thickness-squared dependence of (1-5) is rapid accumulation of large amounts of positive charge in thick oxides. As a consequence, saturation of positive charge buildup occurs for total doses that are several orders of magnitude lower than for gate oxides. Recall also that (1-5) was only valid for $D < 100$ krad(Si) due to the compensating effect that large ρ had on the local electric fields. All of these statements will be made quantitative below. These results were derived and stated in a different way in [13]. The method used here is more easily extendable to space dose rates.

The saturation mechanism is illustrated in figure 1-2. The electric field within the oxide satisfies Poisson's equation, given here in one dimension:

$$\frac{d}{dx}E(x) = \frac{\rho(x)}{\epsilon_{ox}}. \quad (1-6)$$

In figure 1-2a, very little positive charge has accumulated at the oxide-silicon interface, so the electric field within the oxide is approximately constant and equal to V/t_{ox} , where V is the applied bias. After a critical amount of charge, ρ_{crit} , has accumulated in the oxide, however, the electric field approaches zero at the oxide-metal interface. Since V is constant, the average electric field in the oxide is still V/t_{ox} . Thus, for this critical case,

$$\frac{d}{dx}E(x) = \frac{\Delta E}{\Delta x} = \frac{2 \frac{V}{t_{ox}}}{t_{ox}} = \frac{2V}{t_{ox}^2}, \quad (1-7)$$

whereby ρ_{crit} is

$$\rho_{crit} = \left| \frac{2 \epsilon_{ox} V}{t_{ox}^2} \right|. \quad (1-8)$$

(1-8) says that uniform charge generation and buildup will occur in a field oxide until ρ_{crit} is reached, and that ρ_{crit} is directly proportional to the voltage across the oxide and inversely proportional to t_{ox}^2 . Thus uniform charge generation and buildup will occur in a field oxide until ρ_{crit} is reached.

A region of zero electric field that expands with increasing charge accumulation arises for $\rho > \rho_{crit}$. The mechanisms that account for this are summarized below. For $\rho > \rho_{crit}$, the field in the oxide is no longer uniform; in particular, it is zero next to the gate-oxide interface. Thus, ehps generated there will efficiently recombine. However, ehps created near the oxide-silicon interface will not efficiently recombine due to the large electric fields there. Some of the holes may remain in this high field region, which will further increase the electric fields there.

Figure 1-2. Charge and electric field profiles in thick oxides. a) small accumulated charge density, $\rho < \rho_{crit}$. b) large accumulated charge density, $\rho > \rho_{crit}$.

With this physical picture in mind, recall that V is constant, and thus the average value of E is constant, and must still be V/t_{ox} . The average value of E can be found by integrating (1-6) to get

$$E_{av} = \frac{1}{\epsilon_{ox}} \int_0^{t_{ox}} \rho(x) dx . \quad (1-9)$$

Thus, if $\rho(x)$ is increased, the distance for which ρ is nonzero must decrease. Therefore, the region of low electric field must migrate from the oxide-metal interface for $\rho > \rho_{crit}$. But increasing the width of the low field region means that more of the ehps that are created in the oxide will efficiently recombine, leaving fewer holes behind for subsequent interaction with the oxide. Furthermore, the maximum charge density at any point in the oxide is limited by the density of available oxide traps. So $\rho(x)$ will never approach a delta function but will be limited in magnitude by the density of available oxide traps. The feedback mechanism described above fully accounts for the saturation of charge buildup in field oxides.

1.2.7. Comments on Extension of Results to Space Dose Rates

The results of section 1.2.3 and 1.2.6 were derived for a single pulse of radiation at low temperature. As a result, practically instantaneous generation of ρ occurred for subsequent measurement. When the total dose D is accumulated over time, as it is in the natural space environment,

it can be expected that electric field compensation due to accumulated positive charge will be significant even at very low D . Thus, in general, it can be expected that ρ_{crit} will be less than that given by (1-8), and the corresponding maximum values of N_{ot} and ΔV_{ot} predicted by (1-3) through (1-5) will be smaller. This is reasonable, since these equations assumed that the electric field was uniform throughout t_{ox} . This result has also been investigated in [17].

It is qualitatively correct, although not rigorous, to replace the t_{ox} parameter in (1-3) through (1-5) with a quantity less than t_{ox} to account for the time-averaged oxide thickness in which ehps do not efficiently recombine. This avenue will not be explored here, but may prove promising for extension of results obtained for high dose rates in the laboratory to realistic space dose rates. In any event, the mechanisms of positive charge generation and saturation for low dose rate are easily extrapolated from the preceding sections. The fact that several mechanisms occur simultaneously for low dose rates merely makes accurate prediction of oxide response difficult.

1.3. Summary

The origins, mechanisms, and characteristics of positive charge buildup in biased thick field oxides have been examined. In future chapters, it is sufficient to remember that as a result of the mechanisms covered in this chapter, thick field oxides can build up substantial amounts

of positive charge at low total doses. Furthermore, this charge has very little chance of annealing with time. These positive charges significantly affect the breakdown voltage of reverse-biased p-n junctions, and by extension, the breakdown voltage of p-channel power MOSFETs.

CHAPTER 2

BREAKDOWN VOLTAGE OF THE POWER DMOS TRANSISTOR

In this chapter, the power DMOS device will be covered, with an emphasis on those aspects of the device that most strongly influence drain-source breakdown voltage. Results for p-channel devices will be presented throughout, although most statements and results for n-channel devices are analogous. The technological significance of the power DMOS device will be examined first, followed by a description of the device cross-section. Next, a typical application for power MOSFETs will be covered: a switch-mode power supply.

The power supply example will introduce the major tradeoff in power DMOS device design: breakdown voltage versus on-resistance. This topic will be examined in some detail. Other less apparent tradeoffs, such as breakdown voltage versus radiation hardness, threshold voltage/channel width, and cell spacing will be covered as well. The strong dependence of on-resistance on breakdown voltage motivates the subsequent discussion of termination structures. Three types of termination methods are covered: field plates, field-limiting rings, and variation of lateral doping. Finally, a conclusion and summary are given.

2.1. Background

2.1.1. Technological Significance

Before the emergence of the power MOSFET in the early 1980s, the majority of power transistors used in power supplies were bipolar devices. Although easier to fabricate, power bipolar devices were difficult to design power systems around; in fact, a large portion of the cost of VLSI systems could be attributed directly to the power section, and hence to the power bipolar devices [18]. There are two main shortcomings of the power bipolar transistor: its complex base-drive requirements and its negative temperature coefficient of carrier mobility [19]. Both of these shortcomings are described below.

Since power bipolar devices must be fabricated with relatively thick base regions, typical values of forward current gain are less than 10. This means that a very large base current must be supplied to put the device in its forward conducting mode. Turning off the power bipolar transistor requires an even larger reverse current, since the bipolar transistor is a minority-carrier device. Minority-carrier recombination time constants severely limit the intrinsic switching speed of the device. This limitation is overcome in power circuits by providing a large reverse current to forcibly remove the minority carriers from the base. The need to supply large forward *and* reverse base current makes base-drive circuitry for power bipolar transistors complex and bulky, and thus costly [20].

The complex base-drive problem outlined above cannot be circumvented by paralleling power bipolar devices due to their negative temperature coefficient of carrier mobility. That is, their forward voltage drop, V_{CE} , decreases with increasing temperature. This can lead to thermal runaway, secondary breakdown, and current hogging unless some emitter ballasting schemes are employed, which, of course, increase system size, complexity, and cost [18].

The power MOSFET is free from many of the limitations that plague the power bipolar transistor. Since the control terminal of the MOSFET is a high-impedance MOS capacitor, the control signal is a voltage that need only charge and discharge the gate capacitance, which requires relatively small amounts of current. The MOSFET is a unipolar device; as such, it is free from the delays associated with storage and recombination of minority carriers. Indeed, the inherent switching speed of the power MOSFET is several orders of magnitude greater than that of the power bipolar device. In addition, power MOSFETS can be easily paralleled and have a large safe operating area [19].

In radiation environments, all of the advantages of the power MOSFET still apply. However, an important disadvantage surfaces: the silicon dioxide of the MOSFET accumulates charge due to ionizing radiation, which influences device behavior, and, in particular, alters its breakdown voltage. The mechanisms of charge accumulation in the field oxide were covered in chapter 1. The topic of breakdown voltage alteration

will be addressed both in section 2.3.2 and in later chapters.

Despite the vulnerability of the power MOSFET to ionizing radiation, all of its advantages make it the device of choice for high frequency, medium power applications, even in radiation environments. One such application, the switch-mode power supply, will be covered in section 2.2.3. To further discuss the power MOSFET, the structure of the device must be understood; it is presented in the next section.

2.1.2. Device Structure

A representative cross-section showing one cell of a p-channel power DMOS device is shown in figure 2-1. In general, there may be several hundred or even thousands of cells in a single device. The large number of cells is the key to obtaining the large W/L ratio necessary for low forward voltage drops, as will be seen later. All of the cells lie in the MOS Region. Around the periphery of the cells lies the termination region. This is the part of the device that typically limits the breakdown voltage of the device and is where termination structures are built. The oxide over the termination region is typically a thick field oxide.

2.2.2. Practical Example: Switch-Mode Power Supply

As an example of a typical power MOSFET application, consider figure 2-2. A particular type of switch-mode power supply, a boost converter, is shown. Many other switch-mode topologies are available, but all use the MOSFET in the same way. Understanding the role of the MOSFET in the circuit enhances understanding of the tradeoffs covered in subsequent sections. To this end, circuit operation is covered next.

Figure 2-2. Switch-mode power supply.

The power MOSFET acts as a switch between the inductor, L , (which is energized by the power supply, V_g), and the RC load. Notice that the MOSFET is alternately turned on and off by the control signal at the gate; the duty cycle of this signal controls the transfer function V/V_g . In general, a feedback loop is used to maintain constant V when the RC load changes, but this will not be considered here, since the feedback loop merely changes the duty cycle used to drive the gate. There are two cases to

2.2.1. On and Off States

Power MOSFETs are often used as power switches in switch-mode power supplies. To understand how the power MOSFET differs from and approximates an ideal switch, device operation in both the on and off states must be understood. The p-channel device is in its on state when a voltage more negative than the threshold voltage is applied between the gate and source, and a positive drain-source voltage is present. These conditions allow holes to flow from the source to the drain. The hole flow is clearly two dimensional, since holes first laterally traverse the inverted n body region, and then travel vertically from the gate to the drain contact at the bottom of the wafer.

The device is in its blocking mode, or off-state, when a large drain-source voltage is applied and the gate is shorted to the source. In this mode, the drain-body junction is reverse biased (note the short between the source and body in figure 2-1), and since the drain is much more lightly doped than the body, the depletion region extends primarily into the p⁻ drain region.

Notice that the parts of the device that control the on state (the gate region) and the off state (the p⁻ drain region) are physically isolated from each other. However, the properties of each region are not independent. The holes still must traverse the p⁻ drain region in the on state, and the drain-source depletion region extends into the n body in the off state.

Figure 2-1. Representative Power DMOS cross section.

2.2. The Power MOSFET as a Switch

An ideal high-power electrical switch can support an arbitrarily large amount of voltage without conducting any current in its off state and conduct an arbitrarily large amount of current with no voltage drop in its on state. Furthermore, it can switch between on and off states arbitrarily quickly, and is not degraded by hostile environments, such as the natural space environment.

consider:

On State. When the MOSFET is on, it makes a low-impedance connection between the inductor and ground, turning the diode off. Thus, V_g charges the inductor through the MOSFET. Any on-resistance of the MOSFET will rob some of the power intended for the inductor and thus contribute to circuit losses.

Off State. When the MOSFET is off, the energy stored in the inductor is transferred to the RC load through the diode. In this state, the drain-source reverse bias voltage is V . If V is larger than the breakdown voltage of the MOSFET, the MOSFET will conduct current through the avalanche breakdown process, which may lead to circuit and/or device failure.

From these two operating modes, it can be seen that the on-resistance should be kept as small as possible, while the breakdown voltage should be kept safely larger than V . However, when device breakdown voltage increases, on-resistance also increases. Thus, the application at hand sets the required value of V , and the on state losses will depend on how well the MOSFET was designed. Thus, there is a tradeoff between on-resistance and breakdown voltage. This tradeoff and several others will be examined in the next section.

2.3. Breakdown-Voltage Tradeoffs

In this section, several breakdown-voltage tradeoffs will be covered in detail. Breakdown voltage versus on-resistance, radiation hardness, threshold voltage/channel width, and cell spacing will be examined. These tradeoffs will motivate the discussion of termination structures in section 2.4.

2.3.1. On-Resistance

To understand the tradeoff of breakdown voltage versus on-resistance, the path holes follow through the device in the on state must be examined in more detail. Suppose that a positive drain-source voltage is applied, and that the gate-source voltage is larger in magnitude than the magnitude of the threshold voltage. Under these biasing conditions, the negative gate voltage attracts holes from the n body to form an inversion layer through which holes may flow. The negative gate voltage also creates an accumulation layer in the p^- drain. Since the accumulation region has lower resistivity than the surrounding drain, holes flow laterally through the accumulation region, although they eventually flow vertically to the drain in response to the drain-source voltage. The nonzero drain-source voltage means that the drain-body depletion layer will extend into the lightly doped drain somewhat, which reduces the undepleted region available for hole flow. Finally, holes traverse an undepleted drain region before being collected at the p^+ drain.

Figure 2-3. Modeling DMOS on-state hole flow.

This picture of hole flow inspires a conceptual picture of the DMOS transistor in the on state as a series combination of a MOSFET (to represent the inversion of the n body), a distributed resistor (to represent the accumulation layer resistance), a JFET (to represent the pinched resistor formed between adjacent DMOS cells) and another resistor (to model hole drift through the p⁻ drain) [18]. Such a configuration is shown in figure 2-3. It is seen immediately that the total on-resistance of the DMOS transistor in the on state will be the sum of the individual resistances, or $R_{on} = R_{ch} +$

$R_{accum} + R_{JFET} + R_{drift}$. This combination of resistors is superimposed on a DMOS device, where the individual resistances are positioned in their approximate physical locations, in figure 2-4. Analytical expressions for the individual resistances have been given [18, 21], but considerable insight into the tradeoff between breakdown voltage and on-resistance can be obtained by noting that the ideal on-resistance is given by the expression for R_{drift} . That is, the only component of R_{on} that cannot be eliminated in any design is R_{drift} due to the inherent resistivity of silicon. In fact, $R_{on} = R_{drift}$ is a good approximation except for very low voltage devices [19].

Figure 2-4. Components of DMOS on-resistance

It has been shown that R_{drift} can be approximated by an empirical expression given by [19]

$$R_{drift} = 1.63 \times 10^{-8} (BV_{PP})^{2.5} \quad (2-1)$$

in $\Omega \text{ cm}^2$, where BV_{PP} is the parallel-plane breakdown voltage of the p-drift region. Note the extremely strong dependence of on-resistance on breakdown voltage. The full meaning of (2-1) is apparent from the the expression for BV_{PP} , which can be obtained as a function of epitaxial layer doping by solving the ionization integral under special assumptions about the electric field profile near the metallurgical junction and approximating the hole and electron ionization coefficients by the electric field raised to the seventh power [22]. When this is done, BV_{PP} is given by [19]

$$BV_{PP} = \frac{5.34 \times 10^{13}}{(N_{epi})^{0.75}}. \quad (2-2)$$

Equations (2-1) and (2-2) can be combined to give a relationship for the minimum achievable on-resistance of a DMOS transistor as a function of epitaxial layer doping, N_{epi} , namely

$$R_{on} \geq \frac{3.4 \times 10^{26}}{(N_{epi})^{\frac{15}{8}}}. \quad (2-3)$$

From (2-1), (2-2), and (2-3), several features of the breakdown voltage versus on-resistance tradeoff can be seen. First, (2-1) shows the strong dependence of R_{drift} on breakdown voltage. However, both breakdown voltage and on-resistance increase with decreasing N_{epi} , as seen in (2-2) and (2-3). Thus, the desired breakdown voltage sets the maximum doping

of the epitaxial region through (2-2), which in turn sets the minimum possible on-resistance for the DMOS device through (2-3), a point which was made qualitatively earlier for integrated power devices. Also, from a reliability and manufacturability point of view, the number of cells should be minimized, since it only takes one faulty cell to destroy the operation of the entire device. That is, device yield decreases as more cells are used in the MOS region.

As an added note, all the above equations assume that the epitaxial layer doping, N_{epi} is laterally and vertically uniform. It has been shown that a vertically nonuniform doping profile can provide reduced on-resistance in the DMOS structure while maintaining the same breakdown voltage as with a uniformly doped epitaxial drain region [23, 24]. Since holes spread laterally as they traverse the epitaxial drain, the optimum profiles have increased doping concentration in the region between the cells, where the region for hole flow is most narrow.

Even if a nonuniform epitaxial layer doping is used, achieving ideal on-resistance is not straightforward because the actual junction that is reverse-biased in the DMOS device, the drain body junction, is not a parallel-plane junction. Rather, it is a diffused junction; as such, it has a cylindrical shape and a characteristic junction depth that contributes to junction curvature. Curved junctions have lower breakdown voltages than parallel-plane junctions. Breakdown voltage of parallel-plane and cylindrical junctions can be related by [22]

$$BV_{cyl} = BV_{PP} \left[0.871 + \ln \left(\frac{r_j}{W_{c,PP}} \right) \right]^2, \quad (2-4)$$

where $W_{c,PP}$ is the depletion-layer width at breakdown of a parallel-plane junction with the same N_{epi} as the diffused junction, and r_j is the junction radius. Thus, for all device voltage ratings, increasing the junction depth raises the breakdown voltage of the drain-body junction.

However, increasing the junction depth degrades other parameters of the power DMOS transistor. For example, (2-2) is valid only if the depth of the epitaxial region is large enough to support the entire depletion region without reachthrough to the p^+ drain. If reachthrough occurs, the breakdown voltage will be lower than (2-2) predicts. Thus, if a deeper drain-body junction is used, the depth of the p^- drain region must be increased as well. Increasing the p^- drain depth, however, will increase the on-resistance. In addition, increasing junction depth also increases the area used by a DMOS cell due to lateral diffusion of the dopants. Furthermore, deep junctions are difficult to fabricate, since they require additional processing time and complexity.

It is desirable, then, to achieve the parallel-plane breakdown voltage with a shallow drain-body junction. Although ideal breakdown voltage is almost never possible, it can be approached by the use of termination structures, which counter the effects of junction curvature. Termination structures are built in the termination region of DMOS devices (see figure 2-1), and are covered in more detail in section 2.4.

2.3.2. Radiation Hardness

As covered in chapter 1, silicon dioxide that is exposed to ionizing radiation collects positive charge. The charge collection process is complex and depends on many parameters. Also mentioned in chapter 1 was the fact that for breakdown voltage purposes, only the net amount of charge projected to the oxide-silicon interface at any time, N_{ot} from equation (1-1) is of importance. This is because the value of N_{ot} can be identified as the amount of charge in the oxide seen from the semiconductor. To understand this statement more fully, the nature of charge compensation in reverse-biased p-n junctions must be examined.

In the absence of fixed charge, a reverse-biased p-n junction must ionize impurity atoms to obtain the charge required to support the voltage across the junction. Equal amounts of positive and negative charges must exist on either side of the metallurgical junction, so they can be thought of as occurring in pairs. That positive and negative charges occur in pairs can be understood by considering the consequences of charge imbalance. If an equal number of positive and negative charges did not exist, then current would flow across the junction. But current flow in reverse-biased junctions is extremely small in comparison to forward-biased junctions, therefore, charge neutrality across the junction must be maintained.

Now suppose a fixed density of charge exists in the vicinity of a p-n junction. In the absence of applied bias, this charge would induce charges

of opposite sign in the semiconductor. When the junction is reverse-biased, however, this charge would be available to terminate charges of opposite sign in the semiconductor. If the density of these fixed charges is comparable to that in the semiconductor, the potential distribution in the semiconductor will be visibly distorted. The distortion of the equipotential lines alters the breakdown voltage of the device.

To be more specific, consider the reverse-biased drain-body junction in a power MOSFET. The thick oxide that covers the p⁻ drain will collect fixed positive charge due to ionizing radiation. This charge is available to terminate ionized acceptors in the semiconductor, which will distort the depletion region of the drain-body junction.

To visualize the situation described above, consider figure 2-5. Figure 2-5a shows the equipotential lines of a reverse biased n⁺-p junction with no fixed charges in the system other than ionized donors and acceptors. Thus, the net charge density in figure 2-5a is zero. Now consider the effects of introducing a fixed charge density, N_{ot} , at the silicon-silicon dioxide interface. The measurable net charge density in the system is still zero, since the positive oxide charge induces an equal amount of negative charge in the semiconductor. The presence of N_{ot} expands the equipotential lines in figure 2-5b, and it compresses the equipotential lines in figure 2-5c. These junctions correspond to the reverse-biased drain-body junction in a p-channel and n-channel power MOSFET, respectively.

Figure 2-5. Effects of oxide charge on drain-body depletion region shapes. a) P-channel device with negligible N_{ot} . b) N-channel device with $N_{eff} \sim N_{epi}$. c) P-channel device with $N_{eff} \sim N_{epi}$.

The distortion of the depletion region can be interpreted as follows. In figure 2-5b, the depletion region in the p^- drain contains negative ions. Some of these ions terminate on the charge in the oxide instead of on the positive ions in the n^+ body. Put another way, there are fewer positive ions uncovered in the n^+ body than in figure 2-5a since there are already some positive charges available on which the negative ions may terminate. Thus, the depletion region appears to have expanded. The number of ions that terminate in the oxide is determined by the relative density of oxide charge to the doping density of the p^- drain.

Similarly, in figure 2-5c, the depletion region in the p^+ body contains negative ions; some of them terminate on the positive charge in the oxide, while some terminate on ionized donors in the n^- drain. The number of negative ions that terminate on positive charge in the oxide is determined by how "accessible" the oxide charge is to the negative ions relative to the positive ions in the n^- drain. When charge in the oxide is more accessible than charge in the n^- drain, the depletion region constricts near the oxide-silicon interface because fewer donor ions are uncovered there. Thus, the presence of the oxide charge dictates that fewer positive ions are uncovered in the n^- drain than would be uncovered if no charge were in the oxide.

It is important to note that in figures 2-5a, b, and c, the net charge in the system is zero. The positive oxide charge always has an associated negative charge, whether it is in the form of a mobile electron at the oxide-silicon interface or an ionized acceptor. Also, in both the n - and p -channel case, the amount of depletion-region distortion due to N_{ot} depends on the

relative density of oxide charge to the doping density of the drain. Thus, as soon as N_{ot} is somehow comparable to N_{epi} , distortion will occur. However, N_{ot} has units of cm^{-2} , whereas N_{epi} has units of cm^{-3} . A normalization factor with units of length is required. The most natural factor is the extrinsic Debye length, given by

$$L_D = \sqrt{\frac{\epsilon_{Si} k T}{q^2 N_{epi}}}, \quad (2-5)$$

where the symbols have their usual meanings. An effective doping, N_{eff} , due to N_{ot} can then be defined as $N_{eff} = N_{ot} / L_D$ [25]. Thus, when $N_{eff} \approx N_{epi}$, radiation-induced breakdown voltage degradation or enhancement can be expected. This effect has been confirmed by simulation and will be elaborated upon in chapter 3. The value of N_{ot} for which degradation or enhancement occurs, $N_{ot,crit}$, can be found by letting $N_{eff} = N_{epi}$. The result is

$$N_{ot,crit} = \sqrt{\frac{\epsilon_{Si} k T N_{epi}}{q^2}}. \quad (2-6)$$

Thus, $N_{ot,crit}$ is proportional to the square root of the epitaxial drain region doping. Recall from (2-2) that breakdown voltage increases with decreasing N_{epi} . Thus, in general, as the breakdown voltage rating of the device goes up, $N_{ot,crit}$ goes down, which means that devices of higher voltage rating are inherently less radiation-hard than devices of lower voltage rating.

2.3.3. Threshold Voltage/Channel Width

When a large drain-source voltage is applied to a DMOS device, the drain-body depletion region extends mostly into the drain region due to the asymmetric nature of the drain-body junction. However, charge balance dictates that an equal number of positive ions be uncovered in the n-body. If the amount of charge in the n-body is not sufficient to support the entire drain-source voltage, the depletion region will punch through the body to the source, which will cause punch-through breakdown.

To visualize this process, consider figure 2-6. Doping profiles horizontally through a line parallel to the oxide-silicon interface (bottom) and vertically through the source and body (right) are shown. Several things are of interest. First, the active channel length, L , is defined where net n-type doping is dominant. L , then, can be precisely controlled by successively diffusing the body and then the source through the same mask. This double diffusion process is reminiscent of the emitter and base diffusion in integrated bipolar devices, so the part of the body near the oxide-silicon interface is often called the base. The double diffusion leads to a nonuniformly doped base, but the threshold voltage will be set by the value of $N_{D,peak}$. Finally, it is clear that to increase the net amount of charge in the n-base, the value of $N_{D,peak}$ must increase, which may also increase L .

Figure 2-6. DMOS doping profiles.

In general, it is desirable to keep both $N_{D,peak}$ and L as small as possible. $N_{D,peak}$ should be minimized because it is easier to design gate-drive circuitry for MOSFETs that have lower threshold voltage, while L should be minimized since the transconductance of the MOSFET is inversely proportional to L . There is a limit to how small these quantities can be made, however. The breakdown voltage rating of the DMOS device will determine the charge needed in the n body, and thus sets a lower limit on the combination of threshold voltage and L . The depletion width extension on the diffused side of a p-n junction as a function of surface

concentration has been calculated at breakdown using numerical techniques, which can provide necessary design information [26].

2.3.4. Cell Spacing

Although breakdown in the DMOS devices usually occurs in the termination region due to the curvature of the drain-body junction there, breakdown can occur between adjacent cells. In general, breakdown voltage increases as cells are moved closer together. This can be understood by noting that as cell spacing decreases, the depletion regions of adjacent cells will punch through at lower voltages, which decreases depletion region curvature and thus gives higher breakdown voltage. However, decreasing cell spacing results in increasing on-resistance, since the area available for vertical hole transport decreases as spacing decreases. These factors suggest that the R_{on} Area product should be considered in tradeoffs versus breakdown voltage. Thus, not only is there a tradeoff related to the number of cells in the MOS region (recall section 2.3.1), there are tradeoffs for the actual geometry of these cells. This issue has been treated by several authors [27, 28], but will not be considered in detail here.

2.3.5. Summary

In this section, several breakdown voltage tradeoffs were covered. The tradeoffs involving threshold voltage/channel width and cell spacing were seen to be "second order" tradeoffs in that there is nothing to be done about them beyond being aware of them. The first two tradeoffs, however, on-resistance and radiation hardness, were seen to be directly related to the doping of the epitaxial drain region. To optimize both of these tradeoffs, the doping of the epitaxial drain region be kept as high as possible, which means that near-ideal breakdown voltage must be obtained from the drain-body junction at the edge of the device. Termination structures are used for this purpose. The three main types of structures for planar devices are covered in the next section.

2.4. Termination Structures

Three distinct termination methods will be covered in this section. All have several things in common. All are built around the periphery of the DMOS cells. They all raise the breakdown voltage of the drain-body junction by reducing the effects of junction curvature that arise from planar processing. All the techniques covered here are compatible with planar processing. They all spread out the depletion region of the drain-body junction to reduce crowding of the equipotential lines. Finally, they all strive to raise the breakdown voltage of the drain-body junction to its ideal,

or parallel-plane, value.

The individual methods differ in the way they attempt to spread out the depletion region. Field-Limiting Rings (FLRs) rely on the punchthrough mechanism between adjacent rings to spread out the depletion region. Field plates (FPs) induce voltage-dependent charge in the semiconductor that effectively extends the drain-body junction. Variation of Lateral Doping (VLD) methods use implanted charge adjacent to the drain-body junction to extend the drain-body junction.

It should be mentioned that other termination methods exist, such as positive and negative bevelling [29], depletion etch methods [30, 31], and others. However, these techniques are not compatible with planar processing, and thus are only suitable for discrete devices. These techniques are typically applied to devices of voltage ratings larger than 2000 Volts. They will not be covered here.

2.4.1. Field-Limiting Rings

Field limiting rings are a well-understood and widely-used termination method. FLRs rely on the punchthrough mechanism between adjacent rings to reduce depletion region curvature [32]. FLRs are distinct diffused regions that concentrically surround, or form rings around, the MOS region of a DMOS device. A single FLR termination structure is shown in figure 2-7. They are often called floating field rings because of the

principle on which they work.

When a drain-source voltage is applied, the drain-body depletion region extends mostly into the p^- drain, as covered earlier. This depletion region extends both laterally and vertically, of course. When the depletion region punches through to an adjacent p-n junction (the FLR), the potential of the FLR is pinned at the punchthrough voltage. If the FLR had a potential that was even a fraction of a volt lower than the punchthrough voltage, current would flow between the FLR and the p^- drain. Such a current cannot be sustained because the FLRs are not connected to an external source of carriers.

Figure 2-7. Field-Limiting Ring Termination Structure.

Once punchthrough occurs, the difference between the FLR and the drain-body junction is pinned at the punchthrough voltage. Additional drain-source voltage will then expand the depletion region beyond the FLR.

If there are multiple FLRs in the termination structure, the depletion region will eventually punch through to them and pin their potentials at the difference between the potential on the adjacent ring and the punchthrough voltage of the FLR. That is, FLRs track the potential on the drain-body junction. In this sense, the FLRs can be viewed as individual voltage sources, and the sum of the FLR voltages at any time must add up to the applied drain-source voltage.

The performance of FLR termination structures is extremely sensitive to the spacing between adjacent rings, and thus precise processing is required to make optimum structures [33]. Optimum spacing for a single FLR termination structure for any device has been given [33], and the optimal spacing for many-ring structures has been solved analytically [34], and this analysis has been extended to punchthrough devices [35]. All of the analytical solutions, however, assume that oxide charge is negligible.

An approximate method of computing the punchthrough voltage between adjacent rings when oxide charge is present has been given [36]. FLR termination structures for n-channel DMOS devices that are extremely resistant to breakdown voltage degradation in ionizing radiation environments have been designed and analyzed [37]. These structures use a larger number of more closely spaced rings than would be expected from an "optimal" design as defined by [33] or [34] to account for the distortion of the depletion regions (recall section 2.3.2), and thus the altered

punchthrough voltages, when oxide charge is present.

2.4.2. Field Plates

A field plate (FP) is fabricated by extending the source metallization over the field oxide in the termination region. The field plate induces voltage-dependent charges in the p⁻ drain that effectively extend the n body. For reference, this system is accurately viewed and modeled as a three-terminal MOS system as described in [38]. An FP is most effective at raising the breakdown voltage of the drain-body junction when the threshold voltage of the MOS capacitor formed by the field plate is very low. If this is the case, the breakdown voltage of the device can be predicted from the oxide thickness at the edge of the FP [39]. If the threshold voltage of the MOS capacitor were very high, the field plate would have less effect on the depletion region, and would therefore be less effective. To obtain both a low threshold voltage near the junction and a large oxide thickness at the edge of the FP, multi-level FPs are often used [40]. A two-level FP is shown in figure 2-8.

FPs are a frequently-used termination method due to their ease of manufacture and relative insensitivity of performance to photolithographic variation. That is, an FP can always be made longer without sacrificing performance, although area consumption increases. As stated earlier, FP performance is very sensitive to the oxide thickness under the FP, but oxide thickness can be precisely controlled with relative ease. For these reasons,

FPs may well be the easiest of the termination methods to fabricate.

Their application is generally limited to low voltage devices, however, since the oxide thicknesses required to avoid breakdown at the edge of the plate become too large for large breakdown voltages; indeed, to realize 1 kV breakdown voltage with a field plate, the oxide thickness must be 8 μm or larger [41].

Figure 2-8. Two-level field plate termination structure.

2.4.3. Variation of Lateral Doping

The third, and newest, type of termination method covered here is Variation of Lateral Doping (VLD). The VLD termination method is similar in principle to the FP termination method in that both methods utilize extra charge in the semiconductor to extend the drain-body junction.

While the FP induces charges electrostatically via an MOS capacitor, a VLD structure is fabricated by placing the charge directly into the termination region. This is done for a p-channel device by implanting phosphorus through windows in the oxide whose spacing and thickness decrease with lateral distance from the drain-body junction. When the implant is annealed, lateral diffusion of the impurities produces a continuously-varying charge distribution [41, 42]. A VLD termination structure is shown in figure 2-9.

Figure 2-9. Variation of Lateral Doping Termination Structure

Since the VLD-p⁻ drain junction is nearly symmetric, the depletion width on the VLD side of the VLD-p⁻ drain junction extends well into the VLD region, allowing large voltages to be supported by the device before the critical electric field is reached, thus raising the breakdown voltage. VLD termination structures that provide breakdown voltages that approach the parallel-plane breakdown voltage, as given by (2-2), to within 10 percent

with 99.5 percent yield have been demonstrated [42]. In addition, devices with very large breakdown voltages can be terminated with a VLD structure; up to 3 kV ratings have been reported [43]. Optimum performance hinges on proper selection of implant dose and window spacing and thickness, although some variation of implant dose can be tolerated [42].

2.4.4. Summary

In this section, three types of termination methods were described. Although the emphasis was on qualitative operation, two-dimensional simulation of the relevant semiconductor equations is required for informed termination structure design and optimization.

2.5. Conclusions

In this chapter, the power DMOS transistor was covered from several standpoints. First, the structure of the device was covered, along with device operation as a switch in a switch-mode power supply. This discussion underscored two of the most important parameters of the power MOSFET, on-resistance and breakdown voltage. In this light, several breakdown voltage tradeoffs, including on-resistance, radiation hardness, threshold voltage/channel width, and cell spacing, were covered. It was seen that obtaining minimum on-resistance and maximum radiation

hardness depends on how closely the breakdown voltage of the drain-body junction in the termination region could approach the ideal, or parallel-plane, breakdown voltage. This fact motivated the discussion of termination structures. Three types were covered: Field-Limiting Rings, Field Plates, and Variation of Lateral Doping. Finally, it was noted that two-dimensional simulation was essential for accurate termination-structure design and breakdown-voltage analysis.

CHAPTER 3

IONIZING RADIATION EFFECTS ON THE DRAIN-BODY DEPLETION REGION

In this chapter, the effects of ionizing radiation on the depletion region characteristics of reverse biased p-n junctions will be examined. Special emphasis is placed on the reverse biased n^+ -p junction due to its importance in the p-channel power MOSFET. A brief description of the simulation method is followed by a discussion of radiation effects on the drain-body depletion regions of both n- and p-channel power MOSFETs. The effects on p-channel devices will be derived using simple analytical models. Finally, a discussion and interpretation of the results will be given.

3.1. Simulation Method

Computer code designed to simulate the effects of ionizing radiation on the breakdown voltage of power semiconductor devices has been developed at the University of Arizona [37, 36]. The code, entitled ASEPS (Arizona SEMiconductor Power device Simulator), solves Poisson's equation in two dimensions. Breakdown voltage is then determined by computing the ionization integral through the locus of highest-field points at every potential, as described in [36]. ASEPS has proven to be an accurate

and efficient simulator of highly reverse-biased junctions with arbitrary termination topologies and varying amounts of radiation-induced oxide charge [37, 36]. Its flexible input format enables comprehensive study of competing termination designs. Details of the algorithms used in the code are supplied in [44] and [45], and a preliminary user's manual is available in [45].

In all ASEPS-generated figures in this thesis, dark circles indicate highest-electric field points (which identify the part(s) of the device where breakdown occurs), and the lines are equipotential lines.

3.2. Parameters and Definitions

In this section, the different responses of n- and p-channel power MOSFET breakdown voltage to ionizing radiation will be demonstrated. To accomplish this, it is instructive to investigate two simple cases, the reverse-biased p⁺-n and n⁺-p junction, for several different substrate dopings and values of N_{ot} .

To this end, three different n⁺-p and p⁺-n junctions were simulated over a wide range of N_{ot} . The charge was assumed to be positive, as discussed in chapter 1, and distributed uniformly across the silicon-silicon dioxide interface. Data for each device are summarized in table 3-1. These values are representative of those found in typical low-, medium-, and high-voltage power integrated circuit (PIC) applications. Later, in chapter

4, these same junctions will be simulated in realistic device applications, namely dielectrically-isolated p-channel DMOS devices.

Device Parameter			
	Junction Depth [μm]	Substrate Doping [cm^{-3}]	Parallel-Plane $V_{\text{breakdown}}$ [V]
low	3	1.1×10^{16}	50
med	5	1.0×10^{15}	300
high	40	2.0×10^{14}	1000

Table 3-1. Data for the devices discussed in the text and simulated with ASEPS.

3.3. N- and P-Channel Effects

In figures 3-1a and 3-1b, ASEPS simulation results for the drain-body junction belonging to the medium-voltage device of table 3-1 are shown with negligible N_{ot} . Note that figure 1a faithfully depicts either the outermost ring of an FLR termination structure (section 2.4.1) or an unterminated drain-body junction, while figure 3-1b shows an FP termination structure (section 2.4.2). The equipotential lines are distributed identically for both device polarities. Thus, any termination structure designed for an n-channel device will work equally well for a p-channel device of equal voltage rating, assuming negligible N_{ot} .

As N_{ot} increases, however, the breakdown performance of n- and p-channel devices diverges. Recall the discussion in section 2.3.2, where the amount of radiation-induced charge that could be expected to cause alteration of the breakdown voltage of the junction, $N_{ot,crit}$, equation (2-6), was derived. In section 2.3.2, the distortion of the depletion region was understood by visualizing the positive oxide charge as taking the place of ionized donors. It is equally valid to think of the positive oxide charge as inducing negative charge of equal magnitude and opposite sign in the semiconductor. This is the approach taken now, since important results about the effects of the oxide charge *after* appreciable distortion has occurred can be derived by adopting this physical picture. Both approaches are actually equivalent, but that of induced charges is more suitable for these purposes.

Consider the two cases, n- and p-channel devices, in more detail. Since N_{ot} is located at the Si-SiO₂ interface by definition (recall equation (1-1)), the induced areal number density of semiconductor charge, N_s , is equal to N_{ot} due to simple electrostatics (i.e. $Q_s = -Q_{ot}$), regardless of device polarity. N_s serves to compress the equipotential lines in the n-channel device, which lowers breakdown voltage, as seen in figure 3-1c. A field plate will tend to offset this compression by inducing charge of opposite sign in the semiconductor. In the p-channel device, N_s effectively extends the main junction, decreasing the curvature of the equipotential lines and increasing the initial breakdown voltage, as seen in figure 3-1d. A field

Figure 3-1. Different responses of n- and p-channel devices to N_{ot} . $V_{tot} = V_{break}$ in all figures. a) N- or p-channel device without termination and with negligible N_{ot} . b) N- or p-channel device with two-level field plate and negligible N_{ot} .

Figure 3-1. c) N-channel device showing breakdown-voltage degradation with $N_{ot} = 3.0 \times 10^{11} \text{ cm}^{-2}$. d) P-channel device showing breakdown-voltage enhancement with $N_{ot} = 3.0 \times 10^{11} \text{ cm}^{-2}$, but V_{tot} is split between V_{top} and V_{edge} .

plate enhances this effect, since both the plate-induced and the radiation-induced semiconductor charge carry the same sign.

The breakdown voltage of the p-channel device may not increase indefinitely, however, as has often been assumed [5]. The reason can be understood by considering N_s in more detail. N_s resides in the silicon, and for large N_{ot} , most of it is confined to one extrinsic Debye length, L_D , of the Si-SiO₂ interface. The extrinsic Debye length was defined by (2-5).

An effective n-type volumetric doping, valid within one L_D of the Si-SiO₂ interface, can be defined by $N_{eff} = N_s/L_D = N_{ot}/L_D$. (Detailed consideration of the charge profile in this region neither enhances accuracy nor aids physical understanding.) Once a certain critical value of semiconductor surface charge, $N_{s,crit}$, is present, N_{eff} is sufficiently high that the entire depletion region cannot completely penetrate it. For $N_s > N_{s,crit}$, a fraction of the depletion region extends to the edge of the chip. Thus V_{tot} is divided between the top and the edge of the device, i.e. $V_{tot} = V_{top} + V_{edge}$, as indicated in figure 3-1d.

Intuitively, it is expected that as N_s increases beyond $N_{s,crit}$, V_{edge} will increase. In fact, simulation has shown that V_{top} and V_{edge} do not change simultaneously, and that V_{edge} has a maximum value for a given N_{ot} , $V_{edge(max)}$. That is, as V_{tot} increases from 0 V to some large positive voltage, V_{edge} increases from 0 V to $V_{edge(max)}$, and then V_{top} increases from 0 V to $V_{tot} - V_{edge(max)}$. $V_{edge(max)}$, then, is a function only of N_{ot} and N_{sub} .

In figure 3-2, $V_{edge(max)}$ is plotted against N_{ot} for the three devices of table 3-1. In addition to the data displayed in figure 3-2, simulation has shown that $N_{eff} \approx 2 N_{sub}$ defines $N_{s,crit}$ for all values of N_{epi} , validating the previous assumptions about the charge distribution in the semiconductor.

Figure 3-2. $V_{edge(max)}$ vs. N_{ot} for the three devices of table 3-1.

3.4. Derivation of P-Channel Effects

The simulation results presented in figure 3-2 can be understood

from simple physical models. These models lead to an expression for $V_{edge(max)}$ as a function of N_{ot} and N_{epi} .

Consider figure 3-3a. The oxide has collected $N_{ot} > N_{s,crit}$, which must induce $Q_s = -Q_{ot}$ of negative charge in the semiconductor to maintain charge neutrality, as discussed in section 2.3.2. This charge is distributed between an inversion layer and a depletion layer. As soon as a voltage is applied to the junction, the inversion layer will disappear, since the potential of the n^+ body will always be higher than the surface potential.

Now, suppose a positive voltage $V_{tot} \approx V_{break}$ is applied to the n^+ body-p⁻ drain junction, as in figure 3-3b. A simulation result showing this effect was given in figure 3-1d. As noted previously, V_{tot} is divided between $V_{edge(max)}$ and V_{top} , as discussed in the previous section. Now, recall that there can be no inversion layer. Charge neutrality dictates that Q_{ot} is still compensated by $-Q_{ot}$, of course, but now the semiconductor charge must be depletion charge.

The charge neutrality condition can be used to find $V_{edge(max)}$. Suppose that $V_{tot} = V_{edge(max)}$. The depletion layer will extend a distance d into the p⁻ drain, where d is given by

$$d = \sqrt{\frac{2 \epsilon_{Si} V_{edge(max)}}{q N_{sub}}}. \quad (3-1)$$

Since N_{ot} has units of cm^{-2} and N_{sub} has units of cm^{-3} , normalization is

required to compare the two charges. It is apparent that the semiconductor areal charge density seen *from the edge* of the device, N_{semi} , is $N_{sub} d$. When this charge first equals N_{ot} , V_{tot} must equal $V_{edge(max)}$, since if $V_{edge(max)}$ were larger, N_{semi} would increase beyond N_{ot} , violating the charge neutrality condition.

Expressing the above discussion mathematically,

$$N_{sub} d = \sqrt{\frac{2 \epsilon_{Si} V_{edge(max)} N_{sub}}{q}} = N_{ot} , \quad (3-2)$$

and so

$$V_{edge(max)} = \frac{q N_{ot}^2}{2 \epsilon_{Si} N_{sub}} . \quad (3-3)$$

This derivation assumed that $V_{edge(max)} \leq V_{tot} \leq V_{break}$. If $V_{tot} < V_{edge(max)}$, then $V_{edge} = V_{tot}$. Finally, for $V_{tot} \geq V_{edge(max)}$, $V_{tot} = V_{edge(max)} + V_{top}$, as discussed in the previous section.

In figure 3-4, equation 3-3 is plotted for the three devices of table 3-1 along with the ASEPS simulation results of figure 3-3. Good agreement is seen at low V_{tot} . The theoretical equations deviate from simulation results for large V_{tot} because the distinction between V_{top} and V_{edge} blurs for large V_{tot} , and decoupling the problem into distinct top and edge components is no longer justified.

Figure 3-3. Effects of N_{ot} on n⁺-p junctions. a) $N_{ot} = N_s$, $V = 0$. b) Splitting of V_{tot} into $V_{top} + V_{edge(max)}$.

Figure 3-4. Theoretical and simulated $V_{edge} (max)$ versus N_{ot} . The data points are simulation results and the dashed lines are solutions of equation 3-3.

3.5. Discussion and Interpretation

From figure 3-4 and equation 3-3, it can be seen that increasing the breakdown voltage rating of a p-channel device causes an increase in V_{edge} for given N_{ot} , which translates directly into a decrease in the

radiation hardness of the device, as less positive oxide trapped charge is required before the depletion region extends far beyond its pre-rad boundary. This observation underscores the need for effective p-channel termination/isolation structures, especially in high-voltage applications. This need is addressed in chapter 5.

Having established the characteristics and magnitude of V_{edge} , a key result is obtained: although the p-channel breakdown voltage does legitimately increase for $N_s < N_{s,crit}$, assuming that it increases indefinitely presupposes that having $V_{edge} > 0$ does not degrade the breakdown voltage or circuit performance at all. This assumption is not justified. The V_{edge} component of V_{tot} can cause crosstalk, surface electric fields, and/or sharply reduced breakdown voltage, depending on the topology of the device under consideration. The effects of V_{edge} on actual p-channel devices is the topic of the next chapter.

CHAPTER 4

IONIZING RADIATION EFFECTS ON P-CHANNEL POWER MOSFETS

In previous chapters, the positive charge buildup process, the operation of the DMOS transistor, and the effects of ionizing radiation on depletion region characteristics have been covered in detail. In this chapter, the results of all these chapters will be applied to actual p-channel power devices.

4.1. Termination Structures and Device Isolation

Based on the results of chapter 3 and section 2.4, the effectiveness of FP and FLR termination structures for p-channel devices in radiation environments can be predicted. For example, multiple-ring FLR termination structures may not be effective, since the punchthrough mechanism on which FLR designs rely is not intact for $N_s \geq N_{s,crit}$.

FP termination structures may be a better alternative for p-channel devices in radiation environments than are FLR designs. The reason, mentioned briefly in section 3.3, is that the presence of Q_{ot} enhances the effect of the FP. Quantitatively, an FP induces voltage-dependent areal charge in the substrate directly below the FP, Q_{FP} , where

$$Q_{FP} = \frac{\epsilon_{ox}}{t_{ox}} V_{tot} \quad (4-1)$$

which carries the same algebraic sign (negative) as Q_s , giving $Q_s \approx Q_{FP} + Q_{ot}$. In (4-1), t_{ox} is the oxide thickness under the FP.

The increase in Q_s under the FP for a given V_{tot} improves the breakdown voltage performance of the FP, since FP termination structure effectiveness increases as Q_s increases. The maximum breakdown voltage of an FP termination structure, obtainable for $N_{eff} \gg N_{sub}$, can be predicted from the device parameters N_{sub} and t_{ox} [39].

Even with an FP termination structure, Q_{ot} still gives rise to V_{edge} , which now extends from the edge of the FP. So although the electric field near the edge of the FP termination structure itself will not cause device breakdown voltage to degrade, as predicted in [39], the electric field near the device isolation technology may. In fact, the actual termination structure, whether FPs, FLRs, or some other technique, does not influence the effects of N_{ot} on device isolation, since all conventional termination structures will have a V_{edge} component that interacts with the device isolation. For the purposes of this discussion, then, assume that both $N_{ot} > N_{s,crit}$ and $V_{tot} > V_{edge(max)}$.

4.2. Discrete Power Devices

As seen in figure 4-1a, a discrete power device has its drain connection at the bottom of the wafer. If there is no isolation scheme to prevent the depletion region from spreading indefinitely, as is often the case, V_{edge} is dropped across the edge of the chip. This gives rise to surface electric fields at the chip edge, and thus unpredictable breakdown performance [46]. V_{edge} must be handled in this case by a beveled termination or some other surface passivation technique. Thus, a discrete p-channel power device should, at the very least, employ some sort of edge passivation and/or termination in addition to its existing termination structure if it is to be used in an ionizing radiation environment.

Beveled terminations are well understood [29], but are undesirable for a modern process. Since they require a great deal more effort to realize than do planar terminations [47], and are incompatible with integrated power applications.

4.3. Integrated Power Devices

Two classes of integrated power devices are considered: junction-isolated and dielectrically-isolated (DI). A junction-isolated p-channel device can be particularly vulnerable to ionizing radiation, since V_{edge} could either punch through the isolation or simply extend (via its depletion layer) around the isolation and directly influence the logic circuitry. If this

(a)

(b)

Figure 4-1. Types of p-channel power devices. a) Discrete device. b) Dielectrically-isolated integrated device.

happens, it will almost certainly lead to system failure. If V_{edge} does not punch through or go under the isolation, junction isolation is as effective as dielectric isolation.

At first glance, DI p-channel power devices may seem impervious to ionizing radiation, since the p^+ wraparound (the drain contact in figure 4-1b) forces the depletion layer of V_{edge} through the top of the device. When sufficient N_{ot} is present, however, the breakdown voltage of a DI device will drop precipitously, far below its pre-rad value. The reason is that equipotential crowding, and thus device breakdown, occurs at the intersection of the drain contact with the surface.

To demonstrate this phenomenon, the three devices of table 3-1 were simulated in DI tubs without any termination structures and their breakdown voltage, V_{break} , vs. N_{ot} was obtained. A representative simulation result is displayed in figure 4-2a. In figure 4-2b, ΔV_{break} is plotted vs. N_{ot} for all three devices. The value of N_{ot} for which sharp reductions in V_{break} first occur is inversely proportional to voltage rating.

In a real device, however, termination structures are always used. Consider the representative DI device of figure 4-3a, which is equipped with the two-level FP termination illustrated in figure 3-1b. There are two cross-sections of interest in figure 4-3a, O – A and O – B. Through O – A, breakdown-voltage degradation occurs for smaller N_{ot} than through O – B. This is because the source contact acts as a “parasitic FP”, inducing N_{plate}

along its entire length, which causes $N_{s,crit}$ to be reached for lower values of N_{ot} than through O – B. A cross-section through O – A illustrating this effect is shown in figure 4-3b. In figure 4-3c, ΔV_{break} versus N_{ot} is plotted for this device through both cross-sections O – A and O – B, indicating that the O – A cross-section limits the breakdown performance of the DI device, as has been reported elsewhere [48].

It is of interest to note that the phenomenon described above is not restricted to p-channel power device applications. The analogy between this case and that of a negative power supply line over a p-tub in a CMOS application, for instance, is apparent.

4.4. Summary

Ionizing radiation can degrade the performance of all p-channel power devices. The degradation, which depends strongly on the termination structure and isolation technology of the device, is a direct result of the spreading of the depletion region beyond its pre-rad boundary via V_{edge} . It follows that V_{edge} must be controlled in an efficient p-channel termination/isolation scheme. This issue is addressed in the next chapter.

(a)

(b)

Figure 4-2. Radiation-induced breakdown in integrated p-channel power devices. a) Medium voltage device of Table 1 with $N_{ot} = 1.3 \times 10^{12} \text{ cm}^{-2}$, $V_{tot} = 215 \text{ V}$. b) ΔV_{break} vs. N_{ot} for all devices of table 3-1 in DI tubs.

Figure 4-3. Medium voltage device of table 3-1 in a realistic DI application. a) Top view of device. b) Cross section through O - A, demonstrating deleterious effects of the source contact. $V_{tot} = 190 \text{ V}$, $N_{ot} = 2 \times 10^{11} \text{ cm}^{-2}$.

(c)

Figure 4-3. c) Breakdown voltage vs. N_{ot} for O - A and O - B cross-sections.

CHAPTER 5

TERMINATION/ISOLATION STRATEGIES FOR P-CHANNEL POWER MOSFETS

5.1. Goals

In addition to the general statements about the goals of a termination structure outlined in section 2.4, any rad-hard p-channel power device must meet two additional requirements: a) it must confine the depletion region to an acceptable region for all possible values of N_{ot} , and b) it must meet the breakdown voltage specification of the device for all possible values of N_{ot} . As a practical consideration, compatibility with standard planar processes is highly desirable. In terms of previously defined quantities, a method to redirect V_{edge} through the top of the device that avoids equipotential crowding for all values of N_{ot} is needed.

5.2. Variation of Lateral Doping–Field Reduction Region (VLD-FRR)

To meet the unique needs of p-channel power devices in radiation environments, a new type of termination/isolation technique is proposed: the VLD-FRR, which is an acronym for Variation of Lateral Doping–Field Reduction Region. The concept of a field-reduction region (FRR) has been described and implemented [48], and several ways of smoothly varying the

lateral doping of an implant (VLD) for junction termination purposes (recall section 2.4.3) have been described and implemented as well [41, 42, 43]. A combination of the two techniques will allow efficient redirection of V_{edge} through the device's surface.

The proposed fabrication method is illustrated qualitatively in figures 5-1a and 5-1b. This technique will work for integrated as well as discrete devices, and although it may represent an increase in device area, it ensures predictable and stable breakdown voltage for an extended range of N_{ot} . Proper selection of the implant dose, and the range of charge values (i.e., width and spacing of the windows), are, in general, device-specific. The obvious tradeoff is that of area versus performance; by using more lateral distance to vary the VLD-FRR's doping, improved breakdown performance can be expected.

Figure 5-1. Conceptual illustration of the VLD-FRR. a) Ion implantation of boron takes place through specially-defined windows. The windows increase in thickness and decrease in spacing with lateral distance. W is the pre-rad depletion region width. b) A smoothly-varying VLD-FRR is obtained when boron diffuses in the anneal/drive-in step. The net positive charge in the VLD-FRR will compensate the radiation-induced negative charge, N_g , allowing redirection of the equipotential lines through the Si-SiO₂ interface without crowding.

CHAPTER 6

CONCLUSIONS AND DIRECTIONS

6.1. Suggestions for Future Work

There are many opportunities to extend the work presented in this thesis. A few will be presented here.

In chapter 1, the charge buildup process in biased field oxides was covered. It was seen that the amount of charge that builds up is a function both of oxide thickness and oxide field. In an FP termination structure, both the oxide field and the oxide thickness under the FP vary with lateral position. It follows, then, that the charge buildup under an FP will be nonuniform. Currently, ASEPS assumes that the charge is distributed uniformly along the entire oxide-silicon interface. The validity of this approximation has not been investigated, and it would be interesting and instructive to do so.

In section 2.4, three types of termination methods were described. All of them have their respective advantages and disadvantages. However, selecting the proper termination method in a design situation is done largely by intuition, because no unified parameter set for direct comparison of the methods is available, although one review article on the subject has

been published [49]. The first step in this direction is the development of analytical models for the performance of the individual termination methods in terms of device parameters. Then comparison and optimization of termination methods could be carried out in terms of process parameters and desired results.

Experimental results on the effects of oxide charge on the performance of specific p-channel termination methods have not been published. Thus, the statements made in section 4.1 about the responses of different termination methods have not been verified experimentally. Of particular interest may be the accurate determination of the punchthrough voltage between adjacent rings of an FLR termination structure when N_{ot} is present. It may be possible to carry out a theoretical analysis of this problem using the same approach as was taken in section 3.4, and then using ASEPS to simulate some specific devices.

It would be interesting to determine design parameters for the VLD-FRR. Many of the results developed for VLD termination methods could be applied to this task, and fabrication of VLD-FRR structures would be completely analogous to the VLD fabrication process.

6.2. Conclusions

Two-dimensional simulation has shown that n- and p-channel power-MOSFETs behave differently when exposed to ionizing radiation.

These differences, which are not typically accounted for in the design of termination structures, can lead to poor breakdown performance of p-channel devices. The presence of V_{edge} for $N_{eff} > 2 N_{sub}$ has been demonstrated for all p-channel devices, and the implications of V_{edge} have been examined for FP and FLR termination structures, as well as for various isolation technologies. A VLD-FRR termination/isolation scheme is proposed to counter the effects of V_{edge} for all types of p-channel power devices in radiation environments.

REFERENCES

1. A.A. Keshavarz, T.A. Fischer, W.R. Dawes Jr., and C.F. Hawkins, "Computer Simulation of Ionizing Radiation Burnout in Power MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. NS-35, pp. 1422-1427, 1988.
2. J.H. Hohl and K.F. Galloway, "Analytical Model for Single Event Burnout of Power MOSFETs," *IEEE Trans. Nuclear Science*, vol. NS-34, pp. 1275-1280, 1987.
3. G.C. Messenger and M.S. Ash, *The Effects of Radiation on Electronic Systems*. New York: Van Nostrand-Reinhold, 1986.
4. T. Okabe, I. Yoshida, S. Ochi, S. Nishida, and M. Nagata, "A Complementary Pair of Planar-Power MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 334-339, 1980.
5. D.L. Blackburn, J.M. Benedetto, and K.F. Galloway, "The Effects of Ionizing Radiation on the Breakdown Voltage of Power MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. NS-30, pp. 4116-4121, 1983.
6. E.G. Stassinopoulos and J.P. Raymond, "The Space Radiation Environment for Electronics," *Proc. IEEE*, vol. 76, pp. 1423-1442, 1988.

7. K.F. Galloway and R.D. Schrimpf, "Overview of Space Radiation Effects on Power MOSFETs," *Annales de Physique*, vol. 14, pp. 119-128, 1989.
8. K.G. Keris, "Source Considerations and Testing Techniques," in *Ionizing Radiation Effects in MOS Devices and Circuits*, T. P. Ma and P. V. Dressendorfer, Ed., New York: John Wiley & Sons, 1989.
9. H.E. Boesch, Jr. and T.L. Taylor, "Charge and Interface State Generation in Field Oxides," *IEEE Trans. Nuclear Science*, vol. NS-31, pp. 1273-1279, 1984.
10. F.B. McLean, H.E. Boesch, Jr., and T.R. Oldham, "Charge Generation, Transport, and Trapping," in *Ionizing Radiation Effects in MOS Devices and Circuits*, T. P. Ma and P. V. Dressendorfer, Ed., New York, NY: Wiley-Interscience, 1989.
11. J.M. Benedetto and H.E. Boesch, Jr., "The Relationship Between ^{60}Co and 10 keV X-Ray Damage in MOS Devices," *IEEE Trans. Nuclear Science*, vol. NS-33, pp. 1318-, 1986.
12. T.P. Ma and P.V. Dressendorfer, "Introduction," in *Ionizing Radiation Effects in MOS Devices and Circuits*, T. P. Ma and P. V. Dressendorfer, Ed., New York: John Wiley and Sons, 1989.
13. H.E. Boesch, Jr. and J.M. McGarrity, "Charge Yield and Dose Effects

- in MOS Capacitors at 80 K," *IEEE Trans. Nuclear Science*, vol. NS-23, pp. 1520-1525, 1976.
14. G. Pfister and H. Scher, "Dispersive (Non-Gaussian) Transient Transport in Disordered Solids," *Adv. Physics*, vol. 27, pp. 747-, 1978.
 15. H.E. Boesch, Jr., F.B. McLean, J.M. McGarrity, and P.S. Winokur, "Enhanced Flatband Voltage Recovery in Hardened Thin MOS Capacitors," *IEEE Trans. Nuclear Science*, vol. NS-25, pp. 1239, 1978.
 16. H. E. Boesch, Jr. and F.B. McLean, "Hole Transport and Trapping in Field Oxides," *IEEE Trans. Nuclear Science*, vol. NS-32, pp. 3940-3945, 1985.
 17. H.E. Boesch, Jr., F.B. McLean, J.M. Benedetto, and J.M. McGarrity, "Saturation of Threshold Voltage Shift in MOSFET's at High Total Dose," *IEEE Trans. Nuclear Science*, vol. NS-33, pp. 1191-1197, 1986.
 18. S.C. Sun and J.D. Plummer, "Modeling of the On-Resistance of LDMOS, VDMOS, and VMOS Power Transistors," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 356-367, 1980.
 19. B.J. Baliga, *Modern Power Devices*. New York: John Wiley & Sons, 1987.

20. B.J. Baliga, Ed., *High Voltage Integrated Circuits*, New York: IEEE Press, 1988.
21. C. Hu, M.-H. Chi, and V.M. Patel, "Optimum Design of Power MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1693-1700, 1984.
22. B.J. Baliga and S.K. Ghandi, "Analytical Solutions for the Breakdown Voltage of Abrupt Cylindrical and Spherical Junctions," *Solid-State Electron.*, vol. 19, pp. 739-744, 1976.
23. X.-B. Chen and C. Hu, "Optimum Doping Profile of Power MOSFET Epitaxial Layer," *IEEE Trans. Electron Devices*, vol. ED-29, pp. 985-987, 1982.
24. V.A.K. Temple, "Ideal FET Doping Profile," *IEEE Trans. Electron Devices*, vol. ED-30, pp. 619-626, 1983.
25. S.L. Kosier, R.D. Schrimpf, F.E. Cellier, and K.F. Galloway, "The Effects of Ionizing Radiation on the Breakdown Voltage of P-Channel Power MOSFETs," to be published in *IEEE Trans. Nuclear Science*, vol. NS-37, 1990.
26. M.S. Adler and V.A.K. Temple, *Semiconductor Avalanche Breakdown Design Manual*. New York: General Electric Technology Marketing Operation, 1979.

27. M.N. Darwish and K. Board, "Optimization of Breakdown Voltage and On-Resistance of VDMOS Transistors," *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1769-1773, 1984.
28. K. Board, D.J. Byrne, and M.S. Towers, "The Optimization of On-Resistance in Vertical DMOS Power Devices with Linear and Hexagonal Surface Geometries," *IEEE Trans. Electron Devices*, vol. ED-31, pp. 75-80, 1984.
29. M.S. Adler and V.A.K. Temple, "A General Method for Predicting the Avalanche Breakdown Voltage of Negative Bevelled Devices," *IEEE Trans. Electron Devices*, vol. ED-23, pp. 956-960, 1976.
30. V.A.K. Temple and M.S. Adler, "The Theory and Application of a Simple Etch Contour for Near Ideal Breakdown Voltage in Plane and Planar p-n Junctions," *IEEE Trans. Electron Devices*, vol. ED-23, pp. 950-955, 1976.
31. V.A.K. Temple, "Practical Aspects of the Depletion Etch Method in High-Voltage Devices," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 977-982, 1980.
32. Y.C. Kao and E.D. Wolley, "High-Voltage Planar p-n Junctions," *Proc. IEEE*, vol. 55, pp. 1409-1414, 1967.

33. M.S. Adler, V.A.K. Temple, A.P. Ferro, and R.C. Rustay, "Theory and Breakdown Voltage for Planar Devices with a Single Field Limiting Ring," *IEEE Trans. Electron Devices*, vol. ED-24, pp. 107-112, 1977.
34. K.-P. Brieger, W. Gerlach, and J. Pelka, "Blocking Capability of Planar Devices with Field Limiting Rings," *Solid-State Electron.*, vol. 26, pp. 739-745, 1983.
35. V. Boisson, M.L. Helley, and J.P. Chante, "Analytical Expression for the Potential of Guard Rings of Diodes Operating in the Punchthrough Mode," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 838-840, 1985.
36. K.R. Davis, "Two-Dimensional Simulation of the Effects of Total Dose Ionizing Radiation on Power-MOSFET Breakdown," University of Arizona, 1989.
37. K.R. Davis, R.D. Schrimpf, F.E. Cellier, K.F. Galloway, D.I. Burton, and C.F. Wheatley, Jr., "The Effects of Ionizing Radiation on Power-MOSFET Termination Structures," *IEEE Trans. Nuclear Science*, vol. 36, pp. 2104-2109, 1989.
38. Y.P. Tsividis, *Operation and Modeling of the MOS Transistor*. New York: McGraw-Hill, 1987.
39. V.P. O'Neill and P.G. Alonas, "Relation Between Oxide Thickness and

- the Breakdown Voltage of a Planar Junction with Field Relief Electrode," *IEEE Trans. Electron Devices*, vol. ED-26, pp. 1098-1100, 1979.
40. F. Conti and M. Conti, "Surface Breakdown in Silicon Planar Diodes Equipped with Field Plate," *Solid-State Electron*, vol. 15, pp. 93-105, 1972.
 41. R. Stengl, U. Gosele, C. Fellingner, M. Beyer, and S. Walesch, "Variation of Lateral Doping as a Field Terminator for High-Voltage Power Devices," *IEEE Trans. Electron Devices*, vol. pp. 1986.
 42. W. Tantraporn and V.A.K. Temple, "Multiple-Zone Single-Mask Junction Termination Extension—A High-Yield Near-Ideal Breakdown Voltage Technology," *IEEE Trans. Electron Devices*, vol. ED-34, pp. 2200-2210, 1987.
 43. H.J. Schulze and R. Kuhnert, "Realization of a High-Voltage Planar Junction Termination for Power Devices," *Solid-State Electron.*, vol. 32, pp. 175-176, 1989.
 44. C. Yen, "Two-Dimensional Simulation of Power MOSFET Near Breakdown," M.S.E.E. Thesis, University of Arizona, 1988.
 45. L. Tan, "Two-Dimensional Device Simulation of Junction Termination Structures for Determination of Breakdown Behavior," M.S.E.E.,

University of Arizona, 1989.

46. R.L. Davies and F.E. Gentry, "Control of Electric Field at the Surface of P-N Junctions," *IEEE Trans. Electron Devices*, vol. ED-11, pp. 313-323, 1964.
47. S. Salkalachen, N.H. Krishnan, S. Krishnan, H.B. Satyamurthy, and K.S. Srinivas, "Edge Passivation and Related Electrical Stability in Silicon Power Devices," *IEEE Trans. Semiconductor Manufacturing*, vol. 3, pp. 12-17, 1990.
48. Y. Sugawara and T. Kamei, "Field Reduction Regions for Compact High-Voltage IC's," *IEEE Trans. Electron Devices*, vol. ED-34, pp. 1816-1821, 1987.
49. B.J. Baliga, "High-Voltage Device Termination Techniques-A Comparative Review," *IEE Proc.*, vol. 129, pp. 173-179, 1982.