

# **A PROGRAMMABLE DUAL MODULATOR TESTBED FOR MIMO APPLICATIONS**

**John Seaber, Jacob Barkley, Tony Ngo, Adam Poettgen (Students)  
and Kurt Kosbar (Advisor)  
Telemetry Learning Center  
Missouri University of Science and Technology  
Rolla, Missouri**

## **ABSTRACT**

Multiple-input multiple-output (MIMO) systems use multiple transmitters and receivers to increase the capacity and reliability of radio frequency communication links used in multipath and disruptive environments. This paper describes a recently designed hardware testbed that can be used as a modulator and transmitter for MIMO systems which use two transmitters. The testbed consists of a field programmable gate array (FPGA) that generates the I/Q baseband signals for the two transmitters. A wide variety of modulation and coding formats, up to data rates of 10 Mbps, can be implemented by reprogramming the FPGA. The dual I/Q outputs from the FPGA are then fed to a pair of quadrature modulators, which have programmable carrier frequencies from 1,025 to 2,450 MHz. The system is implemented on a single printed circuit board, and has dual RF outputs with programmable power levels up to 0 dBm.

## **INTRODUCTION**

There has been a substantial amount of research in the past few years on the use of MIMO systems [1-4]. By using multiple antennas at both the transmitter and receiver, these systems can either achieve higher throughput, or higher reliability, than traditional single-antenna systems or beamforming systems. However to see these gains, one must be able to carefully control and coordinate the signals generated by each transmitter. There are a variety of methods for performing MIMO modulation, and it is not always clear which technique will work best in any given situation. It would be convenient to have a test bed that would allow the user to quickly reprogram the transmitters. Ideally, such a test bed would be reasonably small, to allow it to be used in typical telemetry applications. This paper describes the development of such a test bed. Since it will accommodate two transmit antennas, it was given the name dual-antenna radio-transmitter (DART).

A high level block diagram of the DART board is shown in Fig. 1. The DART system will allow transmission of data up to 1 Mbit/sec. The data is read into an Altera<sup>®</sup> Cyclone II field programmable gate array (FPGA). The user can program, and then reprogram, the FPGA to

implement a variety of MIMO modulation formats. Provided there is sufficient space on the FPGA, it would also be possible to implement source compression, encryption and forward error correction algorithms.




Figure 1. High Level Block Diagram of DART Board

The output of the FPGA consists of four digital data streams, each 14 bits wide. The output streams are fed to a pair of dual, 14-bit digital to analog converters (DAC) made by Texas Instruments® (DAC2904). These DAC each produce a pair of differential analog signals which are treated as in-phase and quadrature-phase (I/Q) signals. These signals are properly conditioned, and sent to an Analog Devices® AD8349 quadrature modulator. The output of each modulator is amplified by an ADL5330 RF amplifier, before final termination into a 50  $\Omega$  antenna. A detailed block diagram of the DART board is shown in Fig. 2.

Radio transmission capabilities are built upon a simple quadrature modulation scheme in which a pair of differential baseband I/Q signals, separated by a 90 degree phase shift, are multiplied by a carrier signal and are then combined to produce a resulting RF signal. The DART's quadrature modulators receive the carrier frequency from an Analog Devices® ADF4360-1 N-synthesizer, which serves as a programmable phase-locked-loop (PLL). A variety of carrier frequency ranges can be attained through utilization of pin-compatible ICs within the ADF4360 family.

## CIRCUIT EXPLANATION

A set of schematics for the entire DART board is presented in Figures A1 - A6 in the appendix. The limited resolution of these figures may make it difficult to view some details. A high-resolution schematic can be obtained by contacting any of the authors. The remainder of this section discusses many of the design decisions made when laying out this circuit.




Figure 2. Detailed DART Block Diagram

Two 10-pin headers allow programming of the FPGA by either JTAG or AS serial interfaces, respectively. Either header can be used in conjunction with a standard Altera<sup>®</sup> USB-Blaster programming device. Programming of the Cyclone II via JTAG is volatile (i.e., the board must be re-programmed if powered off), whereas non-volatile AS programming stores program data in a 4MB flash chip. Jumpers are used to set the programming mode.

Three I/O pins connect the FPGA to the ADF4360-1's serial-peripheral interface (SPI) for PLL initialization. A 10MHz oscillator provides an external reference frequency to simplify programming. All remaining I/O pins are connected through 22Ω resistors to the DAC's digital input pins.

Each analog output of the DAC2904 requires a characteristic impedance of 50Ω. Therefore, 50Ω termination resistors are used to convert the DACs' differential current outputs to a usable form. The analog outputs are AC-coupled and DC biased to 400mV using a resistor divider network as required by the AD8349 modulator.



Layers 2 and 3 consist of solid ground planes, which avoids complex ground return paths caused by split plane techniques. Vias are placed at 5mm intervals throughout the board to minimize impedance between the separate ground planes. Vias connecting surface mount components to ground are placed as closely to the component pads as possible in order to reduce parasitic inductance. For the same reason, passive components connecting to RF signal traces were placed as closely as possible, or directly upon the signal trace.

The front and back of the assembled board is shown in Fig 5 and Fig 6 respectively.




Figure 4. DART Printed Circuit Board Layout

## PROGRAMMING

The Verilog hardware description language is used for all FPGA coding. To generate signals, the FPGA reads data points from a pre-made text file. One data point is read at each rising edge of an external 10MHz oscillator. Therefore, the number of data points in a list is directly proportional to the frequency of the output signal. Test signals can be created with Matlab<sup>®</sup> or equivalent tools, then quickly compiled and programmed to the FPGA via the Altera<sup>®</sup> Quartus II software.




Figure 5. Front of Assembled PCB




Figure 6. Rear of Assembled PCB

The DART PLL must be initialized through a 3-wire serial-peripheral interface (SPI) each time the board is powered on. The ADF4360-1 reads three sets of 24-bit data, each followed by a high pulse on the latch pin. These three latches (and preceding data) set chip operating parameters, such as frequency and output power. Without proper initialization, the PLL cannot achieve a frequency lock. Thus, the FPGA is programmed to produce the necessary SPI initialization routine prior to outputting the programmed periodic signals.

## CHALLENGES

Two major difficulties were encountered during development and testing of the DART:

1. **PLL Initialization:** Initializing the PLL directly from the FPGA was unreliable, even though it appeared to be presented with the appropriate SPI waveform. Using manufacturer-provided evaluation software for the ADF4360-1 with the DART's external SPI bypass jumpers, the PLL achieved a frequency lock during several test sessions. Future experimentation is planned by cutting traces on the PCB and supplying an external, differential 2.4GHz signal into two SMA jacks.
2. **Power Splitters:** Each modulator requires a differential oscillator input, but a single ADF4360-1 chip can only provide one differential oscillator signal. Parallel signal connections are not practical at 2.4GHz, so 50Ω power splitters are used to split the PLL signal. Series +8.9dBm RF amplifiers are placed after each splitter output to make up for the 3-6dBm signal loss. Exact output can later be programmed through the ADF4360-1 to achieve the target oscillator input power of -6dBm into each AD8349.






Figure A2. Digital to Analog Converter Schematic




Figure A3. PLL Schematic




Figure A4. Power Splitter Schematic




Figure A5. Modulator Schematic




Figure A6. RF Amplifier Schematics