• Login
    View Item 
    •   Home
    • UA Graduate and Undergraduate Research
    • UA Theses and Dissertations
    • Dissertations
    • View Item
    •   Home
    • UA Graduate and Undergraduate Research
    • UA Theses and Dissertations
    • Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of UA Campus RepositoryCommunitiesTitleAuthorsIssue DateSubmit DateSubjectsPublisherJournalThis CollectionTitleAuthorsIssue DateSubmit DateSubjectsPublisherJournal

    My Account

    LoginRegister

    About

    AboutUA Faculty PublicationsUA DissertationsUA Master's ThesesUA Honors ThesesUA PressUA YearbooksUA CatalogsUA Libraries

    Statistics

    Most Popular ItemsStatistics by CountryMost Popular Authors

    RAPID: Reconfigurable All-Photonic Interconnect for Parallel and Distributed Computers

    • CSV
    • RefMan
    • EndNote
    • BibTex
    • RefWorks
    Thumbnail
    Name:
    azu_etd_1671_sip1_m.pdf
    Size:
    1.713Mb
    Format:
    PDF
    Description:
    azu_etd_1671_sip1_m.pdf
    Download
    Author
    Kodi, Avinash Karanth
    Issue Date
    2006
    Advisor
    Louri, Ahmed
    Committee Chair
    Louri, Ahmed
    
    Metadata
    Show full item record
    Publisher
    The University of Arizona.
    Rights
    Copyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.
    Abstract
    The relentless quest for processing speeds in the range of Teraflops and beyond has accelerated the need for scalable, parallel, High-Performance Computing (HPC) systems. For these systems to be scalable and attain the desirable performance, the interconnection network connecting the processors, must itself be scalable in both size and bandwidth. However, at higher bit rates and longer communication distances, fundamental electrical signaling limitations reduce the inter-processor communication bandwidth while increasing the power dissipation, thereby affecting not only the performance of HPC systems, but also their scalability.In this dissertation, we propose an optical interconnect based architecture for HPC systems called RAPID (Reconfigurable All Photonic Interconnect for Distributed and parallel systems) that maximizes the bandwidth density, optimizes power consumption and enhances scalability using static wavelength allocation. We also present two cost-effective design alternatives of the architecture, a modified version called M-RAPID and an extended version called E-RAPID that minimizes the cost of the interconnect based on the number of transmitters required. In addition, we propose a detailed implementation and integration methodology of RAPID using current complimentary-metal-oxide-semiconductor (CMOS) technology.In order to develop a flexible interconnection architecture, we provide dynamic system reconfiguration that further reduces the communication bottlenecks and achieves better resource utilization. Reconfigurability is realized by monitoring traffic intensities, and implementing dynamic bandwidth re-allocation (DBR) techniques that adapt to changes in communication patterns. A DBR technique - Lock-Step (LS) that balances the load on each communication channel based on past utilization is also presented.While computer-aided design (CAD) tools have significantly assisted electronic system simulation, the field of system level opto-electronics modeling has lagged behind due to lack of simulation methodologies and tools. We present the design space of developing OPTISIM, a system level modeling and simulation methodology of optical interconnects for HPC systems. Using OPTISIM, we performed detailed simulation of RAPID architectures and compared it to several electrical HPC interconnects using synthetic traffic patterns. Simulation results indicate that the reconfigured architecture shows 35% increased throughput and 20% reduced network latency as compared to HPC electrical networks.
    Type
    text
    Electronic Dissertation
    Degree Name
    PhD
    Degree Level
    doctoral
    Degree Program
    Electrical & Computer Engineering
    Graduate College
    Degree Grantor
    University of Arizona
    Collections
    Dissertations

    entitlement

     
    The University of Arizona Libraries | 1510 E. University Blvd. | Tucson, AZ 85721-0055
    Tel 520-621-6442 | repository@u.library.arizona.edu
    DSpace software copyright © 2002-2017  DuraSpace
    Quick Guide | Contact Us | Send Feedback
    Open Repository is a service operated by 
    Atmire NV
     

    Export search results

    The export option will allow you to export the current search results of the entered query to a file. Different formats are available for download. To export the items, click on the button corresponding with the preferred download format.

    By default, clicking on the export buttons will result in a download of the allowed maximum amount of items.

    To select a subset of the search results, click "Selective Export" button and make a selection of the items you want to export. The amount of items that can be exported at once is similarly restricted as the full export.

    After making a selection, click one of the export format buttons. The amount of items that will be exported is indicated in the bubble next to export format.