Show simple item record

dc.contributor.advisorHill, Fredrick J.en_US
dc.contributor.authorGray, Terrence Patrick, 1954-
dc.creatorGray, Terrence Patrick, 1954-en_US
dc.date.accessioned2013-03-28T10:26:13Zen
dc.date.available2013-03-28T10:26:13Zen
dc.date.issued1989en_US
dc.identifier.urihttp://hdl.handle.net/10150/277032en
dc.description.abstractThis paper describes the building of a parallel converter for a high-speed serial bus. The high-speed serial port of the Macintosh personal computer is used to implement the bus, while an MC68000 Educational Computer Board is used to perform the serial-to-parallel conversion. The device's performance is evaluated, and possible methods for improving its performance are discussed.
dc.language.isoen_USen_US
dc.publisherThe University of Arizona.en_US
dc.rightsCopyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.en_US
dc.subjectMicrocomputers -- Buses.en_US
dc.subjectComputer interfaces -- Design and construction.en_US
dc.subjectComputer input-output equipment -- Design and construction.en_US
dc.titleA parallel adapter for a high-speed serial busen_US
dc.typetexten_US
dc.typeThesis-Reproduction (electronic)en_US
dc.identifier.oclc22852889en_US
thesis.degree.grantorUniversity of Arizonaen_US
thesis.degree.levelmastersen_US
dc.identifier.proquest1337428en_US
thesis.degree.disciplineGraduate Collegeen_US
thesis.degree.disciplineElectrical and Computer Engineeringen_US
thesis.degree.nameM.S.en_US
dc.identifier.bibrecord.b17510570en_US
refterms.dateFOA2018-07-14T17:08:53Z
html.description.abstractThis paper describes the building of a parallel converter for a high-speed serial bus. The high-speed serial port of the Macintosh personal computer is used to implement the bus, while an MC68000 Educational Computer Board is used to perform the serial-to-parallel conversion. The device's performance is evaluated, and possible methods for improving its performance are discussed.


Files in this item

Thumbnail
Name:
azu_td_1337428_sip1_w.pdf
Size:
1.758Mb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record