Show simple item record

dc.contributor.advisorHill, Fredrick J.en_US
dc.contributor.authorSalas, Jorge Martin, 1961-
dc.creatorSalas, Jorge Martin, 1961-en_US
dc.date.accessioned2013-03-28T10:28:35Z
dc.date.available2013-03-28T10:28:35Z
dc.date.issued1989en_US
dc.identifier.urihttp://hdl.handle.net/10150/277094
dc.description.abstractThe use of Computer Hardware Description Languages plays an important role in the design automation process of digital systems. These languages help hardware engineers to provide a precise description of the internal structure of a system, and one of the most significant uses of these languages is as a means of input to a system simulator. AHPL is a hardware description language that describes a digital system as a set of modules and units. This language is supported by a function-level simulator (HPSIM2), but the simulator only provides support to the module descriptions of a system. This paper presents an improved version of the simulator that supports the use of unit descriptions called Combinational Logic Units or CLUNITs. The syntax and structure of a CLUNIT is analyzed, the operation and data structure of the simulator is given; and several examples are given to support these discussions.
dc.language.isoen_USen_US
dc.publisherThe University of Arizona.en_US
dc.rightsCopyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.en_US
dc.subjectComputer engineering.en_US
dc.subjectComputer hardware description languages.en_US
dc.titleCombinational Logic Unit implementation for the AHPL simulator HPSIM2en_US
dc.typetexten_US
dc.typeThesis-Reproduction (electronic)en_US
dc.identifier.oclc23185925en_US
thesis.degree.grantorUniversity of Arizonaen_US
thesis.degree.levelmastersen_US
dc.identifier.proquest1337980en_US
thesis.degree.disciplineGraduate Collegeen_US
thesis.degree.disciplineElectrical and Computer Engineeringen_US
thesis.degree.nameM.S.en_US
dc.identifier.bibrecord.b17590371en_US
refterms.dateFOA2018-08-13T19:22:01Z
html.description.abstractThe use of Computer Hardware Description Languages plays an important role in the design automation process of digital systems. These languages help hardware engineers to provide a precise description of the internal structure of a system, and one of the most significant uses of these languages is as a means of input to a system simulator. AHPL is a hardware description language that describes a digital system as a set of modules and units. This language is supported by a function-level simulator (HPSIM2), but the simulator only provides support to the module descriptions of a system. This paper presents an improved version of the simulator that supports the use of unit descriptions called Combinational Logic Units or CLUNITs. The syntax and structure of a CLUNIT is analyzed, the operation and data structure of the simulator is given; and several examples are given to support these discussions.


Files in this item

Thumbnail
Name:
azu_td_1337980_sip1_m.pdf
Size:
3.044Mb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record