Simultaneous switching noise and its impact on CMOS digital systems
| dc.contributor.advisor | Prince, John L. | en_US |
| dc.contributor.author | Nimmagadda, Srinivas, 1968- | |
| dc.creator | Nimmagadda, Srinivas, 1968- | en_US |
| dc.date.accessioned | 2013-04-03T13:18:11Z | en |
| dc.date.available | 2013-04-03T13:18:11Z | en |
| dc.date.issued | 1992 | en_US |
| dc.identifier.uri | http://hdl.handle.net/10150/278252 | en |
| dc.description.abstract | Simultaneous switching noise was calculated for a number of CMOS drivers switching together. CMOS receiver noise immunity and the feed through of simultaneous switching noise from a D.C. "ON" driver were studied. The effects of skewing output driver switching on the simultaneous switching noise were explained. The performance trade-offs in using a damping resistor to minimize switching noise were analyzed. A distributed lumped equivalent model has been developed to model signal propagation over noisy reference planes, and thereby to accurately predict the overall noise levels in a system. The impact of package pin distribution on noise on the reference plane was analyzed. | |
| dc.language.iso | en_US | en_US |
| dc.publisher | The University of Arizona. | en_US |
| dc.rights | Copyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author. | en_US |
| dc.subject | Engineering, Electronics and Electrical. | en_US |
| dc.title | Simultaneous switching noise and its impact on CMOS digital systems | en_US |
| dc.type | text | en_US |
| dc.type | Thesis-Reproduction (electronic) | en_US |
| thesis.degree.grantor | University of Arizona | en_US |
| thesis.degree.level | masters | en_US |
| dc.identifier.proquest | 1351339 | en_US |
| thesis.degree.discipline | Graduate College | en_US |
| thesis.degree.name | M.S. | en_US |
| dc.identifier.bibrecord | .b2714947x | en_US |
| refterms.dateFOA | 2018-07-13T06:06:43Z | |
| html.description.abstract | Simultaneous switching noise was calculated for a number of CMOS drivers switching together. CMOS receiver noise immunity and the feed through of simultaneous switching noise from a D.C. "ON" driver were studied. The effects of skewing output driver switching on the simultaneous switching noise were explained. The performance trade-offs in using a damping resistor to minimize switching noise were analyzed. A distributed lumped equivalent model has been developed to model signal propagation over noisy reference planes, and thereby to accurately predict the overall noise levels in a system. The impact of package pin distribution on noise on the reference plane was analyzed. |
