We are upgrading the repository! We will continue our upgrade in February 2025 - we have taken a break from the upgrade to open some collections for end-of-semester submission. The MS-GIST Master's Reports, SBE Senior Capstones, and UA Faculty Publications collections are currently open for submission. Please reach out to repository@u.library.arizona.edu with your questions, or if you are a UA affiliate who needs to make content available in another collection.
Self adjusting transmission line drivers for high performance systems
| dc.contributor.advisor | Palusinski, Olgierd A. | en_US |
| dc.contributor.author | Patel, Hitesh Narhari, 1970- | |
| dc.creator | Patel, Hitesh Narhari, 1970- | en_US |
| dc.date.accessioned | 2013-04-03T13:18:58Z | |
| dc.date.available | 2013-04-03T13:18:58Z | |
| dc.date.issued | 1993 | en_US |
| dc.identifier.uri | http://hdl.handle.net/10150/278274 | |
| dc.description.abstract | Output impedance matching for transmission line drivers is not easy to implement due to unavoidable process tolerances. An automatic system for adjusting the output impedance of fast CMOS drivers, on one chip, is described. The output impedance of all identical drivers is adjusted to match the impedance at the input of a reference transmission line, equal in geometry to the lines connected to the other drivers, by a circuit for measuring and correcting the mismatch between the output impedance of one of the drivers, taken as reference and dedicated for this purpose. The voltage measured at the far end of the reference line is sent to a differential amplifier where it is compared with the supply voltage of the final driving stage. According to the comparison result at specific time intervals, a signal is supplied to the regulator which supplies power to the penultimate driving stage, thereby controlling the resistance of the driver to match the line impedance. Simulations have shown that the percentage deviations of the far-end line voltage is approximately 3% for this design compared to a system without feedback which has a far-end line voltage deviation of approximately 18%. | |
| dc.language.iso | en_US | en_US |
| dc.publisher | The University of Arizona. | en_US |
| dc.rights | Copyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author. | en_US |
| dc.subject | Engineering, Electronics and Electrical. | en_US |
| dc.title | Self adjusting transmission line drivers for high performance systems | en_US |
| dc.type | text | en_US |
| dc.type | Thesis-Reproduction (electronic) | en_US |
| thesis.degree.grantor | University of Arizona | en_US |
| thesis.degree.level | masters | en_US |
| dc.identifier.proquest | 1352309 | en_US |
| thesis.degree.discipline | Graduate College | en_US |
| thesis.degree.name | M.S. | en_US |
| dc.identifier.bibrecord | .b26932544 | en_US |
| refterms.dateFOA | 2018-08-27T13:41:42Z | |
| html.description.abstract | Output impedance matching for transmission line drivers is not easy to implement due to unavoidable process tolerances. An automatic system for adjusting the output impedance of fast CMOS drivers, on one chip, is described. The output impedance of all identical drivers is adjusted to match the impedance at the input of a reference transmission line, equal in geometry to the lines connected to the other drivers, by a circuit for measuring and correcting the mismatch between the output impedance of one of the drivers, taken as reference and dedicated for this purpose. The voltage measured at the far end of the reference line is sent to a differential amplifier where it is compared with the supply voltage of the final driving stage. According to the comparison result at specific time intervals, a signal is supplied to the regulator which supplies power to the penultimate driving stage, thereby controlling the resistance of the driver to match the line impedance. Simulations have shown that the percentage deviations of the far-end line voltage is approximately 3% for this design compared to a system without feedback which has a far-end line voltage deviation of approximately 18%. |
