• Login
    View Item 
    •   Home
    • UA Graduate and Undergraduate Research
    • UA Theses and Dissertations
    • Dissertations
    • View Item
    •   Home
    • UA Graduate and Undergraduate Research
    • UA Theses and Dissertations
    • Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of UA Campus RepositoryCommunitiesTitleAuthorsIssue DateSubmit DateSubjectsPublisherJournalThis CollectionTitleAuthorsIssue DateSubmit DateSubjectsPublisherJournal

    My Account

    LoginRegister

    About

    AboutUA Faculty PublicationsUA DissertationsUA Master's ThesesUA Honors ThesesUA PressUA YearbooksUA CatalogsUA Libraries

    Statistics

    Most Popular ItemsStatistics by CountryMost Popular Authors

    A fractal compaction algorithm for efficient power estimation of CMOS designs

    • CSV
    • RefMan
    • EndNote
    • BibTex
    • RefWorks
    Thumbnail
    Name:
    azu_td_9912158_sip1_m.pdf
    Size:
    1.546Mb
    Format:
    PDF
    Download
    Author
    Radjassamy, Radjakichenin, 1968.
    Issue Date
    1998
    Keywords
    Engineering, Electronics and Electrical.
    Computer Science.
    Advisor
    Carothers, Jo Dale
    
    Metadata
    Show full item record
    Publisher
    The University of Arizona.
    Rights
    Copyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.
    Abstract
    In this dissertation, a vector compaction technique called the Fractal Compaction Algorithm is presented. The fractal compaction algorithm significantly reduces the time needed for estimating the power consumed in CMOS circuits. CMOS IC design requires accurate power estimation at every level in the design hierarchy. Power estimation methods that are currently available are either dynamic or static. Dynamic methods simulate the design using specific input vector sets and estimate the power consumed. Though accurate, dynamic methods require prohibitively long simulation time for large designs and large vector sets. Static power estimation methods, on the other hand, use analytical tools such as statistics and probability to estimate power. The static methods are usually fast but less accurate. To achieve both speed and accuracy, one approach would be to simulate with a compact vector set that has similar switching behavior as the original vector set. The algorithm presented in this work generates such a compact set using fractal concepts. It exploits the correlation present in the toggle distribution of a circuit's internal nodes for compacting the vector set. Instead of using correlation co-efficients, the fractal algorithm uses a simpler parameter, called the Hurst parameter to quantify correlation. The performance of fractal algorithm with combinational and sequential circuits showed very high compaction that can lead to a shorter design phase and quicker tape out. When compared to previously reported results, the fractal algorithm compacts much higher while keeping the estimation error low.
    Type
    text
    Dissertation-Reproduction (electronic)
    Degree Name
    Ph.D.
    Degree Level
    doctoral
    Degree Program
    Graduate College
    Electrical and Computer Engineering
    Degree Grantor
    University of Arizona
    Collections
    Dissertations

    entitlement

     
    The University of Arizona Libraries | 1510 E. University Blvd. | Tucson, AZ 85721-0055
    Tel 520-621-6442 | repository@u.library.arizona.edu
    DSpace software copyright © 2002-2017  DuraSpace
    Quick Guide | Contact Us | Send Feedback
    Open Repository is a service operated by 
    Atmire NV
     

    Export search results

    The export option will allow you to export the current search results of the entered query to a file. Different formats are available for download. To export the items, click on the button corresponding with the preferred download format.

    By default, clicking on the export buttons will result in a download of the allowed maximum amount of items.

    To select a subset of the search results, click "Selective Export" button and make a selection of the items you want to export. The amount of items that can be exported at once is similarly restricted as the full export.

    After making a selection, click one of the export format buttons. The amount of items that will be exported is indicated in the bubble next to export format.