• Login
    View Item 
    •   Home
    • UA Graduate and Undergraduate Research
    • UA Theses and Dissertations
    • Dissertations
    • View Item
    •   Home
    • UA Graduate and Undergraduate Research
    • UA Theses and Dissertations
    • Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of UA Campus RepositoryCommunitiesTitleAuthorsIssue DateSubmit DateSubjectsPublisherJournalThis CollectionTitleAuthorsIssue DateSubmit DateSubjectsPublisherJournal

    My Account

    LoginRegister

    About

    AboutUA Faculty PublicationsUA DissertationsUA Master's ThesesUA Honors ThesesUA PressUA YearbooksUA CatalogsUA Libraries

    Statistics

    Most Popular ItemsStatistics by CountryMost Popular Authors

    Concurrent substrate coupling noise modeling and active noise reduction methodology for mixed-signal physical design

    • CSV
    • RefMan
    • EndNote
    • BibTex
    • RefWorks
    Thumbnail
    Name:
    azu_td_9965937_sip1_m.pdf
    Size:
    2.439Mb
    Format:
    PDF
    Download
    Author
    Liu, Tingyang
    Issue Date
    1999
    Keywords
    Engineering, Electronics and Electrical.
    Advisor
    Carothers, Jo Dale
    
    Metadata
    Show full item record
    Publisher
    The University of Arizona.
    Rights
    Copyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.
    Abstract
    In mixed-signal ICs that integrate complex digital circuits together with high-performance analog circuits, signal contamination caused by substrate coupling noise is a critical issue. Fast digital transients can produce noise harmful to the sensitive analog circuits. The noise can be coupled from noisy devices and interconnects into the common substrate and coupled into analog devices. This noise coupling mechanism poses serious challenges toward the signal integrity of the mixed-signal design. The final performance of the ICs signal integrity is heavily dependent on layout schemes and the effectiveness of using noise reduction techniques. A hierarchical substrate coupling noise modeling technique that uses a gate-level lumped parasitic circuit model (for digital circuit layout) and concurrent real-time stimulating waveforms has been developed. This hierarchical approach make the concurrent substrate coupling noise analysis feasible under the current computational resource limitation. The gate-level parasitic extraction can avoid the intensive computation needed by detailed source/drain level modeling technique while keeping a reasonable accuracy with respect to parasitics. The parasitic extraction is also a separate process from the substrate three-dimensional mesh generation process. Therefore, this modeling technique can be easily used for evaluation of different physical design schemes. An innovate active noise reduction method, using the noise cancellation mechanism during the physical design phase to reduce the substrate coupling noise contamination, has also been developed. The fundamental idea of this method is to use the reversely amplified noise to achieve a "virtual" ground for the substrate. The noise is sampled from the substrate and reversely amplified and then re-injected into the substrate, by this method, up to 90% of the original noise can be eliminated. The active substrate coupling noise reduction method has the merit that it can be used together with traditional noise reduction methods such as guard ring deployment. Several test chips have been designed and fabricated to demonstrate the effectiveness of the substrate modeling and reduction methods. In the results section of this dissertation, results from both SPICE-based simulation and measurement from MOSIS 1.2 micron test chips are presented and analyzed.
    Type
    text
    Dissertation-Reproduction (electronic)
    Degree Name
    Ph.D.
    Degree Level
    doctoral
    Degree Program
    Graduate College
    Electrical and Computer Engineering
    Degree Grantor
    University of Arizona
    Collections
    Dissertations

    entitlement

     
    The University of Arizona Libraries | 1510 E. University Blvd. | Tucson, AZ 85721-0055
    Tel 520-621-6442 | repository@u.library.arizona.edu
    DSpace software copyright © 2002-2017  DuraSpace
    Quick Guide | Contact Us | Send Feedback
    Open Repository is a service operated by 
    Atmire NV
     

    Export search results

    The export option will allow you to export the current search results of the entered query to a file. Different formats are available for download. To export the items, click on the button corresponding with the preferred download format.

    By default, clicking on the export buttons will result in a download of the allowed maximum amount of items.

    To select a subset of the search results, click "Selective Export" button and make a selection of the items you want to export. The amount of items that can be exported at once is similarly restricted as the full export.

    After making a selection, click one of the export format buttons. The amount of items that will be exported is indicated in the bubble next to export format.