Show simple item record

dc.contributor.authorHuang, George Huang-Liang, 1938-
dc.creatorHuang, George Huang-Liang, 1938-en
dc.date.accessioned2015-04-01T13:38:00Zen
dc.date.available2015-04-01T13:38:00Zen
dc.date.issued1973en
dc.identifier.urihttp://hdl.handle.net/10150/347832en
dc.language.isoen_USen
dc.publisherThe University of Arizona.en
dc.rightsCopyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.en
dc.subjectElectric fault location.en
dc.subjectDigital integrated circuits -- Testing.en
dc.subjectLogic circuits -- Testing.en
dc.titleA programmed test sequence generation to detect and distinguish failures in a combinational circuiten
dc.typetexten
dc.typeThesis-Reproduction (electronic)en
dc.identifier.oclc29292058en
thesis.degree.grantorUniversity of Arizonaen
thesis.degree.levelmastersen
thesis.degree.disciplineElectrical Engineeringen
thesis.degree.disciplineGraduate Collegeen
thesis.degree.nameM.S.en
dc.description.noteThis item was digitized from a paper original and/or a microfilm copy. If you need higher-resolution images for any content in this item, please contact us at repository@u.library.arizona.edu.en
dc.identifier.bibrecord.b31103662en
dc.identifier.callnumberE9791 1973 42en
refterms.dateFOA2018-09-01T04:11:56Z


Files in this item

Thumbnail
Name:
AZU_TD_BOX154_E9791_1973_42.pdf
Size:
5.779Mb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record