November 20, 2018: Most content in the UA Campus Repository is not accessible using the search/browse functions due to a performance bug; we are actively working to resolve this issue. If you are looking for content you know is in the repository, but cannot get to it, please email us at repository@u.library.arizona.edu with your questions and we'll make sure to get the content to you.
A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER
Affiliation
Systems & Processes Engineering CorporationIssue Date
1999-10Metadata
Show full item recordRights
Copyright © International Foundation for TelemeteringCollection Information
Proceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection.Abstract
A need has been identified in the Test and Evaluation (T&E) and tactical aircraft communities for a ruggedized high-speed instrumentation data recorder to complement the ever-increasing number of high frame-rate digital cameras and sensors. High-speed digital camera manufacturers are entering this market in order to provide adequate recording capability for their own cameras. This paper discusses a Solid-State Data Recorder (SSDR) for use in Imaging and High-Speed Sensor Data Aquisition applications. The SSDR is capable of a 10.4 Gb/sec sustained, 16Gb/sec burst, input data rate via a proprietary 32-channel-by-10-bit generic high-speed parallel interface, a massively-parallel 256-bit bus architecture, and unique memory packaging design. A 32-bit PCIbus control/archive and dedicated DCRsi™ interface are also employed, allowing data archiving to standard high-speed interfaces (SCSI, Fiber-Channel, USB, etc.) and DCRsi™-compatible tape recorders.Sponsors
International Foundation for TelemeteringISSN
0884-51230074-9079