AN ARCHITECTURAL DESIGN OF AN FDMA/TDM BASEBAND PROCESSOR FOR 20/30 GHZ SATELLITE COMMUNICATIONS SYSTEM
dc.contributor.author | Jean, P. N. | |
dc.contributor.author | Neal, W. R. | |
dc.date.accessioned | 2016-06-21T22:24:59Z | |
dc.date.available | 2016-06-21T22:24:59Z | |
dc.date.issued | 1981-10 | |
dc.identifier.issn | 0884-5123 | |
dc.identifier.issn | 0074-9079 | |
dc.identifier.uri | http://hdl.handle.net/10150/614021 | |
dc.description | International Telemetering Conference Proceedings / October 13-15, 1981 / Bahia Hotel, San Diego, California | en_US |
dc.description.abstract | An architectural design of a baseband processor to provide on-board processing for a 20/30 GHz communications satellite is presented. The operation of this processor is explained in some detail. Major assumptions, considerations and goals that shaped the design of the baseband processor are identified and discussed. Since a primary benefit of on-board processing is flexibility, systems employing a processing satellite system will need versatile network protocols. A two-level network protocol that permits users to specify various parameters of their message links and to use different routing protocols on a message-by-message basis is presented here. | |
dc.description.sponsorship | International Foundation for Telemetering | en |
dc.language.iso | en_US | en |
dc.publisher | International Foundation for Telemetering | en |
dc.relation.url | http://www.telemetry.org/ | en |
dc.rights | Copyright © International Foundation for Telemetering | en |
dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | |
dc.title | AN ARCHITECTURAL DESIGN OF AN FDMA/TDM BASEBAND PROCESSOR FOR 20/30 GHZ SATELLITE COMMUNICATIONS SYSTEM | en_US |
dc.type | text | en |
dc.type | Proceedings | en |
dc.identifier.journal | International Telemetering Conference Proceedings | en |
dc.description.collectioninformation | Proceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection. | en |
refterms.dateFOA | 2018-09-11T13:40:37Z | |
html.description.abstract | An architectural design of a baseband processor to provide on-board processing for a 20/30 GHz communications satellite is presented. The operation of this processor is explained in some detail. Major assumptions, considerations and goals that shaped the design of the baseband processor are identified and discussed. Since a primary benefit of on-board processing is flexibility, systems employing a processing satellite system will need versatile network protocols. A two-level network protocol that permits users to specify various parameters of their message links and to use different routing protocols on a message-by-message basis is presented here. |