Show simple item record

dc.contributor.authorYun, Paul M.
dc.date.accessioned2016-06-30T18:36:56Z
dc.date.available2016-06-30T18:36:56Z
dc.date.issued1988-10
dc.identifier.issn0884-5123
dc.identifier.issn0074-9079
dc.identifier.urihttp://hdl.handle.net/10150/615247
dc.descriptionInternational Telemetering Conference Proceedings / October 17-20, 1988 / Riviera Hotel, Las Vegas, Nevadaen_US
dc.description.abstractAs the volume of linkages in the satellite communications systems increases, the parallel bus between the various processors of the satellite becomes a bottle neck to transfer the commands and data. The remedies to this problem are trivial in the ground stations; however, this problem imposes severe restrictions in parallel bus implementation of the satellite communications systems. The most severe restriction is the minimization of wire connections in the physical layer to minimize the weight, size and power consumption, and also to maximize the reliability. Another restriction is the flexibility in the link layer to adapt the different characteristics of the command and data messages. In this paper, the implementation to overcome the imposed restrictions in both physical and link layer of the parallel bus will be discussed.
dc.description.sponsorshipInternational Foundation for Telemeteringen
dc.language.isoen_USen
dc.publisherInternational Foundation for Telemeteringen
dc.relation.urlhttp://www.telemetry.org/en
dc.rightsCopyright © International Foundation for Telemeteringen
dc.titleParallel Bus Implementations in Satellite Communications Systemsen_US
dc.typetexten
dc.typeProceedingsen
dc.contributor.departmentE-Systemsen
dc.identifier.journalInternational Telemetering Conference Proceedingsen
dc.description.collectioninformationProceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection.en
refterms.dateFOA2018-06-12T01:21:31Z
html.description.abstractAs the volume of linkages in the satellite communications systems increases, the parallel bus between the various processors of the satellite becomes a bottle neck to transfer the commands and data. The remedies to this problem are trivial in the ground stations; however, this problem imposes severe restrictions in parallel bus implementation of the satellite communications systems. The most severe restriction is the minimization of wire connections in the physical layer to minimize the weight, size and power consumption, and also to maximize the reliability. Another restriction is the flexibility in the link layer to adapt the different characteristics of the command and data messages. In this paper, the implementation to overcome the imposed restrictions in both physical and link layer of the parallel bus will be discussed.


Files in this item

Thumbnail
Name:
ITC_1988_88-100.pdf
Size:
69.32Kb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record