TaPT: Temperature-Aware Dynamic Cache Optimization for Embedded Systems
Name:
computers-07-00003.pdf
Size:
1.539Mb
Format:
PDF
Description:
Final Published version
Affiliation
Univ Arizona, Dept Elect & Comp EngnIssue Date
2018-03Keywords
dynamic thermal managementlow-power embedded systems
phase-based tuning
temperature-aware tuning
energy savings
dynamic optimization
configurable caches
dynamic voltage and frequency scaling
Metadata
Show full item recordPublisher
MDPICitation
Adegbija T, Gordon-Ross A. TaPT: Temperature-Aware Dynamic Cache Optimization for Embedded Systems. Computers. 2018; 7(1):3.Journal
COMPUTERSRights
© 2017 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license.Collection Information
This item from the UA Faculty Publications collection is made available by the University of Arizona with support from the University of Arizona Libraries. If you have questions, please contact us at repository@u.library.arizona.edu.Abstract
Embedded systems have stringent design constraints, which has necessitated much prior research focus on optimizing energy consumption and/or performance. Since embedded systems typically have fewer cooling options, rising temperature, and thus temperature optimization, is an emergent concern. Most embedded systems only dissipate heat by passive convection, due to the absence of dedicated thermal management hardware mechanisms. The embedded system's temperature not only affects the system's reliability, but can also affect the performance, power, and cost. Thus, embedded systems require efficient thermal management techniques. However, thermal management can conflict with other optimization objectives, such as execution time and energy consumption. In this paper, we focus on managing the temperature using a synergy of cache optimization and dynamic frequency scaling, while also optimizing the execution time and energy consumption. This paper provides new insights on the impact of cache parameters on efficient temperature-aware cache tuning heuristics. In addition, we present temperature-aware phase-based tuning, TaPT, which determines Pareto optimal clock frequency and cache configurations for fine-grained execution time, energy, and temperature tradeoffs. TaPT enables autonomous system optimization and also allows designers to specify temperature constraints and optimization priorities. Experiments show that TaPT can effectively reduce execution time, energy, and temperature, while imposing minimal hardware overhead.Note
Open access journal.ISSN
2073-431XVersion
Final published versionSponsors
National Science Foundation [CNS-0953447]Additional Links
http://www.mdpi.com/2073-431X/7/1/3ae974a485f413a2113503eed53cd6c53
10.3390/computers7010003
Scopus Count
Collections
Except where otherwise noted, this item's license is described as © 2017 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license.