Show simple item record

dc.contributor.advisorRedford, Gary
dc.contributor.authorMcIntosh, Catherine
dc.creatorMcIntosh, Catherine
dc.date.accessioned2019-06-13T03:48:41Z
dc.date.available2019-06-13T03:48:41Z
dc.date.issued2019
dc.identifier.urihttp://hdl.handle.net/10150/632657
dc.descriptionGroup project with Kray Althaus, Josue Ortiz, Kevin Siruno, and Sebastian Thiem
dc.description.abstractDemodulation of high speed, wide bandwidth waveforms has typically been performed by application-specific integrated circuits (ASICs) or large central processing unit (CPU) clusters. However, development times for these technologies can be long and expensive, especially in the case of ASICs. While general purpose processors are flexible and easier to program, they often lack the throughput required to handle high speed waveform demodulation. Graphics processing unit (GPUs) open new avenues for flexible demodulators that can be developed quickly, easily modified, and easily maintained. This project seeks to harness the power of GPU parallel processing to increase our effective throughput while maintaining a low implementation loss. To do this, our design utilizes an industry-leading GPU development environment, CUDA, and the highest throughput GPU on the market, RTX 2080, to optimize the repetitive processes during demodulation. With our system, we can exploit these processes through parallelization while maintaining a modest implementation loss. The results of this design produce a large speed-up of 132 Mb/s, impressive compared to the 2 Mb/s of our CPU control system, with a bit error rate within 1 dB of Shannon’s theoretical rate for an 8-phase shift-keying detector.
dc.language.isoen
dc.publisherThe University of Arizona.
dc.rightsCopyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.
dc.titleGraphics Processing Unit Based High Speed Demodulation
dc.typetext
dc.typeElectronic Thesis
thesis.degree.grantorUniversity of Arizona
thesis.degree.disciplineHonors College
thesis.degree.disciplineElectrical and Computer Engineering
thesis.degree.nameB.S.
refterms.dateFOA2019-06-13T03:48:41Z


Files in this item

Thumbnail
Name:
azu_etd_hr_2019_0140_sip1_m.pdf
Size:
1.572Mb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record