MirrorCache: An Energy-Efficient Relaxed Retention L1 STTRAM Cache
AffiliationUniv Arizona, Dept Elect & Comp Engn
KeywordsSpin-Transfer Torque RAM (STTRAM)
energy efficient systems
emerging memory technologies
MetadataShow full item record
PublisherASSOC COMPUTING MACHINERY
CitationKuan, K., & Adegbija, T. (2019, May). MirrorCache: An Energy-Efficient Relaxed Retention L1 STTRAM Cache. In Proceedings of the 2019 on Great Lakes Symposium on VLSI (pp. 299-302). ACM.
Rights© 2019 Copyright held by the owner/author(s). Publication rights licensed to Association for Computing Machinery.
Collection InformationThis item from the UA Faculty Publications collection is made available by the University of Arizona with support from the University of Arizona Libraries. If you have questions, please contact us at email@example.com.
AbstractSpin-Transfer Torque RAM (STTRAM) is a promising alternative to SRAMs in on-chip caches, due to several advantages, including non-volatility, low leakage, high integration density, and CMOS compatibility. However, STTRAMs' wide adoption in resource-constrained systems is impeded, in part, by high write energy and latency. A popular approach to mitigating these overheads involves relaxing the STTRAM's retention time, in order to reduce the write latency and energy. However, this approach usually requires a dynamic refresh scheme to maintain cache blocks' data integrity beyond the retention time, and typically requires an external refresh buffer. In this paper, we propose mirrorCache-an energy-efficient, buffer-free refresh scheme. MirrorCache leverages the STTRAM cell's compact feature size, and uses an auxiliary segment with the same size as the logical cache size to handle the refresh operations without the overheads of an external refresh buffer. Our experiments show that, compared to prior work, mirrorCache can reduce the average cache energy by at least 39.7% for a variety of systems.
VersionFinal accepted manuscript