We are upgrading the repository! A content freeze is in effect until November 22nd, 2024 - no new submissions will be accepted; however, all content already published will remain publicly available. Please reach out to repository@u.library.arizona.edu with your questions, or if you are a UA affiliate who needs to make content available soon. Note that any new user accounts created after September 22, 2024 will need to be recreated by the user in November after our migration is completed.
Reliability of Memories Built From Unreliable Components Under Data-Dependent Gate Failures
| dc.contributor.author | Brkic, Srdan | |
| dc.contributor.author | Ivanis, Predrag | |
| dc.contributor.author | Vasic, Bane | |
| dc.date.accessioned | 2020-07-31T18:03:41Z | |
| dc.date.available | 2020-07-31T18:03:41Z | |
| dc.date.issued | 2015-12 | |
| dc.identifier.citation | S. Brkic, P. Ivaniš and B. Vasić, "Reliability of Memories Built From Unreliable Components Under Data-Dependent Gate Failures," in IEEE Communications Letters, vol. 19, no. 12, pp. 2098-2101, Dec. 2015, doi: 10.1109/LCOMM.2015.2496266. | en_US |
| dc.identifier.issn | 1089-7798 | |
| dc.identifier.doi | 10.1109/lcomm.2015.2496266 | |
| dc.identifier.uri | http://hdl.handle.net/10150/641954 | |
| dc.description.abstract | In this letter, we investigate fault-tolerance of memories built from unreliable cells. In order to increase the memory reliability, information is encoded by a low-density parity-check (LDPC) code, and then stored. The memory content is updated periodically by the bit-flipping decoder, built also from unreliable logic gates, whose failures are transient and data-dependent. Based on the expander property of Tanner graph of LDPC codes, we prove that the proposed memory architecture can tolerate a fixed fraction of component failures and consequently preserve all the stored information, if code length tends to infinity. | en_US |
| dc.description.sponsorship | Seventh Framework Programme of the European Union | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | en_US |
| dc.rights | Copyright © IEEE. | en_US |
| dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | en_US |
| dc.title | Reliability of Memories Built From Unreliable Components Under Data-Dependent Gate Failures | en_US |
| dc.type | Article | en_US |
| dc.contributor.department | Univ Arizona, Dept Elect & Comp Engn | en_US |
| dc.identifier.journal | IEEE COMMUNICATIONS LETTERS | en_US |
| dc.description.collectioninformation | This item from the UA Faculty Publications collection is made available by the University of Arizona with support from the University of Arizona Libraries. If you have questions, please contact us at repository@u.library.arizona.edu. | en_US |
| dc.eprint.version | Final accepted manuscript | en_US |
| dc.source.journaltitle | IEEE Communications Letters | |
| dc.source.volume | 19 | |
| dc.source.issue | 12 | |
| dc.source.beginpage | 2098 | |
| dc.source.endpage | 2101 | |
| refterms.dateFOA | 2020-07-31T18:03:54Z |
Files in this item
Name:
Reliability of Memories Built ...
Size:
207.9Kb
Format:
PDF
Description:
Final Accepted Manuscript