Fault-Tolerant Probabilistic Gradient-Descent Bit Flipping Decoder
AffiliationUniv Arizona, Dept Elect & Comp Engn
low-density parity check codes
decoding by unreliable hardware
MetadataShow full item record
CitationO. A. Rasheed, P. Ivaniš and B. Vasić, "Fault-Tolerant Probabilistic Gradient-Descent Bit Flipping Decoder," in IEEE Communications Letters, vol. 18, no. 9, pp. 1487-1490, Sept. 2014, doi: 10.1109/LCOMM.2014.2344031.
JournalIEEE COMMUNICATIONS LETTERS
RightsCopyright © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
Collection InformationThis item from the UA Faculty Publications collection is made available by the University of Arizona with support from the University of Arizona Libraries. If you have questions, please contact us at firstname.lastname@example.org.
AbstractWe propose a gradient descent type bit flipping algorithm for decoding low density parity check codes on the binary symmetric channel. Randomness introduced in the bit flipping rule makes this class of decoders not only superior to other decoding algorithms of this type, but also robust to logic-gate failures. We report a surprising discovery that for a broad range of gate failure probability our decoders actually benefit from faults in logic gates which serve as an inherent source of randomness and help the decoding algorithm to escape from local minima associated with trapping sets.
VersionFinal accepted manuscript