Show simple item record

dc.contributor.advisorLewis, Russell
dc.contributor.authorGovin, Dilen
dc.creatorGovin, Dilen
dc.date.accessioned2021-01-26T00:00:25Z
dc.date.available2021-01-26T00:00:25Z
dc.date.issued2020-05
dc.identifier.citationGovin, Dilen. (2020). SIMULATION OF CLOCKED DIGITAL LOGIC IN HARDWARE C (HWC) (Bachelor's thesis, University of Arizona, Tucson, USA).
dc.identifier.urihttp://hdl.handle.net/10150/651018
dc.description.abstractHardware C (hereafter HWC) is an original hardware description language designed to imitate the syntax of C family of languages. HWC is composed of two parts, a compiler and a simulator. The HWC compiler parses HWC files (*.hwc) and compiles the code into a wiring diagram, which describe logic gates and the wires between them. The simulator parses the wiring diagram files (*.wire) and builds a runnable representation of that part list by connecting the wires and simulating a clock cycle with inputs. In this project, the simulator was redesigned from C into Python and the components of the wiring diagram were fully flushed out to support the simulator. This paper discusses the goal of HWC, recaps previous work on HWC, discusses the additions to the compiler, and explains the various stages of simulation HWC supports. After explaining HWC simulation in its entirety, the practical and pedagogical applications of HWC simulation are discussed. It is believed that HWC’s C-styled design could help students understand the CPU and various other hardware component functions.
dc.language.isoen
dc.publisherThe University of Arizona.
dc.rightsCopyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author.
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/
dc.titleSIMULATION OF CLOCKED DIGITAL LOGIC IN HARDWARE C (HWC)
dc.typeElectronic Thesis
dc.typetext
thesis.degree.grantorUniversity of Arizona
thesis.degree.levelbachelors
thesis.degree.disciplineComputer Science
thesis.degree.disciplineHonors College
thesis.degree.nameB.S.
refterms.dateFOA2021-01-26T00:00:25Z


Files in this item

Thumbnail
Name:
azu_etd_hr_2020_0077_sip1_m.pdf
Size:
323.2Kb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record